### Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MPC5553

Rev. 3.0, 3 Jun 2008

# MPC5553 Microcontroller Data Sheet

by: Microcontroller Division

This document provides electrical specifications, pin assignments, and package diagrams for the MPC5553 microcontroller device. For functional characteristics, refer to the MPC5553/MPC5554 Microcontroller Reference Manual.

# 1 Overview

The MPC5553 microcontroller (MCU) is a member of the MPC5500 family of microcontrollers built on the Power Architecture<sup>™</sup> embedded technology. This family of parts has many new features coupled with high performance CMOS technology to provide substantial reduction of cost per feature and significant performance improvement over the MPC500 family.

The host processor core of this device complies with the Power Architecture embedded category that is 100% user-mode compatible (including floating point library) with the original Power  $PC^{TM}$  user instruction set architecture (UISA). The embedded architecture enhancements improve the performance in embedded applications. The core also has additional instructions, including digital signal processing (DSP) instructions, beyond the original Power PC instruction set.

#### Contents

1	Ove	rview
2	Ord	ering Information
3		trical Characteristics
	3.1	Maximum Ratings
	3.2	Thermal Characteristics
	3.3	Package
	3.4	EMI Characteristics
	3.5	ESD Characteristics
	3.6	VRC and POR Electrical Specifications 10
	3.7	Power-Up/Down Sequencing
	3.8	DC Electrical Specifications
	3.9	Oscillator and FMPLL Electrical
		Characteristics
	3.10	eQADC Electrical Characteristics
	3.11	H7Fa Flash Memory Electrical
		Characteristics
	3.12	AC Specifications
	3.13	AC Timing
	3.14	Fast Ethernet Controller Specifications 45
4	Mec	hanicals
	4.1	MPC5553 208 MAP BGA Pinout
	4.2	MPC5553 324 PBGA Pinout 50
	4.3	MPC5553 416 PBGA Pinout
	4.4	MPC5553 208-Pin Package Dimensions 54
	4.5	MPC5553 324-Pin Package Dimensions 56
	4.6	MPC5553 416-Pin Package Dimensions 58
5	Rev	ision History for the MPC5553 Data Sheet 60
	5.1	Information Changed Between Revisions
		2 0 and 3 0 60



#### Overview

The MPC5500 family of parts contains many new features coupled with high performance CMOS technology to provide significant performance improvement over the MPC565.

The MPC5553 has two levels of memory hierarchy. The fastest accesses are to the 8-kilobytes (KB) unified cache. The next level in the hierarchy contains the 64-KB on-chip internal SRAM and 1.5-megabytes (MB) internal flash memory. The internal SRAM and flash memory hold instructions and data. The external bus interface is designed to support most of the standard memories used with the MPC5*xx* family.

The complex input/output timer functions of the MPC5553 are performed by an enhanced time processor unit (eTPU) engine. The eTPU engine controls 32 hardware channels. The eTPU has been enhanced over the TPU by providing: 24-bit timers, double-action hardware channels, variable number of parameters per channel, angle clock hardware, and additional control and arithmetic instructions. The eTPU is programmed using a high-level programming language.

The less complex timer functions of the MPC5553 are performed by the enhanced modular input/output system (eMIOS). The eMIOS' 24 hardware channels are capable of single-action, double-action, pulse-width modulation (PWM), and modulus-counter operations. Motor control capabilities include edge-aligned and center-aligned PWM.

Off-chip communication is performed by a suite of serial protocols including controller area networks (FlexCANs), enhanced deserial/serial peripheral interfaces (DSPIs), and enhanced serial communications interfaces (eSCIs).


The MCU has an on-chip 40-channel enhanced queued dual analog-to-digital converter (eQADC).

The system integration unit (SIU) performs several chip-wide configuration functions. Pad configuration and general-purpose input and output (GPIO) are controlled from the SIU. External interrupts and reset control are also determined by the SIU. The internal multiplexer submodule (SIU\_DISR) provides multiplexing of eQADC trigger sources and external interrupt signal multiplexing.

The Fast Ethernet (FEC) module is a RISC-based controller that supports both 10 and 100 Mbps Ethernet/IEEE® 802.3 networks and is compatible with three different standard MAC (media access controller) PHY (physical) interfaces to connect to an external Ethernet bus. The FEC supports the 10 or 100 Mbps MII (media independent interface), and the 10 Mbps-only with a seven-wire interface, which uses a subset of the MII signals. The upper 16-bits of the 32-bit external bus interface (EBI) are used to connect to an external Ethernet device. The FEC contains built-in transmit and receive message FIFOs and DMA support.

#### **Ordering Information**

#### **Ordering Information** 2



ZQ = 324PBGA SnPb VZ = 324PBGA Pb-free **Tape and Reel Status** R = Tape and reel

P = Pre qualification

- M = Fully spec. qualified, general market flow
- S = Fully spec. qualified, automotive flow

Note: Not all options are available on all devices. Refer to Table 1.

#### Figure 1. MPC5500 Family Part Number Example

Unless noted in this data sheet, all specifications apply from  $T_{L}$  to  $T_{H}$ .

Freescale Part Number <sup>1</sup>	Deckare Decerintion	Spee	Speed (MHz)		emperature <sup>2</sup>
	Package Description	Nominal	Max. <sup>3</sup> (f <sub>MAX</sub> )	Min. (T∟)	Max. (T <sub>H</sub> )
MPC5553MVR132		132	132		
MPC5553MVR112	MPC5553 416 package Lead-free (Pb-free)	112	114	–40° C	125° C
MPC5553MVR80		80	82		
MPC5553MVZ132		132	132		
MPC5553MVZ112	MPC5553 324 package Lead-free (Pb-free)	112	114	–40° C	125° C
MPC5553MVZ80		80	82		
MPC5553MVM132		132	132		
MPC5553MVM112	MPC5553 208 package Lead-free (Pb-free)	112	114	–40° C	125° C
MPC5553MVM80		80	82	-	
MPC5553MZP132		132	132		
MPC5553MZP112	MPC5553 416 package Leaded (SnPb)	112	114	–40° C	125° C
MPC5553MZP80		80	82		
MPC5553MZQ132		132	132		
MPC5553MZQ112	MPC5553 324 package Leaded (SnPb)	112	114	–40° C	125° C
MPC5553MZQ80		80	82		

#### **Table 1. Orderable Part Numbers**

Freescale Part Number <sup>1</sup>	Package Description	Speed (MHz)		Operating Temperature <sup>2</sup>	
		Nominal	Max. <sup>3</sup> (f <sub>MAX</sub> )	Min. (T <sub>L</sub> )	Max. (T <sub>H</sub> )
MPC5553MVF132		132	132		
MPC5553MVF112	MPC5553 208 package Leaded (SnPb)	112	114	–40° C	125° C
MPC5553MVF80		80	82		

Table 1. Orderable Part Numbers (continued)

<sup>1</sup> All devices are PPC5553, rather than MPC5553 or SPC5553, until product qualifications are complete. Not all configurations are available in the PPC parts.

<sup>2</sup> The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.

<sup>3</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

# **3 Electrical Characteristics**

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

# 3.1 Maximum Rating

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	1.5 V core supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.3	1.7	V
2	Flash program/erase voltage	V <sub>PP</sub>	-0.3	6.5	V
4	Flash read voltage	V <sub>FLASH</sub>	-0.3	4.6	V
5	SRAM standby voltage	V <sub>STBY</sub>	-0.3	1.7	V
6	Clock synthesizer voltage	V <sub>DDSYN</sub>	-0.3	4.6	V
7	3.3 V I/O buffer voltage	V <sub>DD33</sub>	-0.3	4.6	V
8	Voltage regulator control input voltage	V <sub>RC33</sub>	-0.3	4.6	V
9	Analog supply voltage (reference to V <sub>SSA</sub> )	V <sub>DDA</sub>	-0.3	5.5	V
10	I/O supply voltage (fast I/O pads) <sup>3</sup>	V <sub>DDE</sub>	-0.3	4.6	V
11	I/O supply voltage (slow and medium I/O pads) $^3$	V <sub>DDEH</sub>	-0.3	6.5	V
12	DC input voltage <sup>4</sup> V <sub>DDEH</sub> powered I/O pads V <sub>DDE</sub> powered I/O pads	V <sub>IN</sub>	-1.0 <sup>5</sup> -1.0 <sup>5</sup>	6.5 <sup>6</sup> 4.6 <sup>7</sup>	v
13	Analog reference high voltage (reference to V <sub>RL</sub> )	V <sub>RH</sub>	-0.3	5.5	V
14	$V_{SS}$ to $V_{SSA}$ differential voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
15	V <sub>DD</sub> to V <sub>DDA</sub> differential voltage	V <sub>DD</sub> – V <sub>DDA</sub>	-V <sub>DDA</sub>	V <sub>DD</sub>	V
16	V <sub>REF</sub> differential voltage	V <sub>RH</sub> – V <sub>RL</sub>	-0.3	5.5	V
17	V <sub>RH</sub> to V <sub>DDA</sub> differential voltage	V <sub>RH</sub> – V <sub>DDA</sub>	-5.5	5.5	V

Table 2. Absolute Max	kimum Ratings <sup>1</sup>
-----------------------	----------------------------

Spec	Characteristic	Symbol	Min.	Max.	Unit
18	V <sub>RL</sub> to V <sub>SSA</sub> differential voltage	$V_{RL} - V_{SSA}$	-0.3	0.3	V
19	V <sub>DDEH</sub> to V <sub>DDA</sub> differential voltage	V <sub>DDEH</sub> – V <sub>DDA</sub>	-V <sub>DDA</sub>	V <sub>DDEH</sub>	V
20	$V_{DDF}$ to $V_{DD}$ differential voltage	$V_{DDF} - V_{DD}$	-0.3	0.3	V
21	$V_{\text{RC33}}$ to $V_{\text{DDSYN}}$ differential voltage spec has been moved to	Table 9 DC Electric	al Specificatio	ons, Spec 43a.	
22	$V_{SSSYN}$ to $V_{SS}$ differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-0.1	0.1	V
23	$V_{RCVSS}$ to $V_{SS}$ differential voltage	V <sub>RCVSS</sub> – V <sub>SS</sub>	-0.1	0.1	V
24	Maximum DC digital input current <sup>8</sup> (per pin, applies to all digital pins) <sup>4</sup>	I <sub>MAXD</sub>	-2	2	mA
25	Maximum DC analog input current <sup>9</sup> (per pin, applies to all analog pins)	I <sub>MAXA</sub>	-3	3	mA
26	Maximum operating temperature range <sup>10</sup> Die junction temperature	Т <sub>Ј</sub>	ΤL	150.0	°C
27	Storage temperature range	T <sub>STG</sub>	-55.0	150.0	°C
28	Maximum solder temperature <sup>11</sup> Lead free (Pb-free) Leaded (SnPb)	T <sub>SDR</sub>		260.0 245.0	°C
29	Moisture sensitivity level <sup>12</sup>	MSL	—	3	

 Table 2. Absolute Maximum Ratings <sup>1</sup> (continued)

<sup>1</sup> Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond any of the listed maxima can affect device reliability or cause permanent damage to the device.

- <sup>2</sup> 1.5 V  $\pm$  10% for proper operation. This parameter is specified at a maximum junction temperature of 150 °C.
- <sup>3</sup> All functional non-supply I/O pins are clamped to V<sub>SS</sub> and V<sub>DDE</sub>, or V<sub>DDEH</sub>.

<sup>4</sup> AC signal overshoot and undershoot of up to ± 2.0 V of the input voltages is permitted for an accumulative duration of 60 hours over the complete lifetime of the device (injection current not limited for this duration).

- <sup>5</sup> Internal structures hold the voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on SINB during the internal power-on reset (POR) state.
- <sup>6</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDEH</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDEH</sub> is within the operating voltage specifications.
- <sup>7</sup> Internal structures hold the input voltage less than the maximum voltage on all pads powered by V<sub>DDE</sub> supplies, if the maximum injection current specification is met (2 mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.
- <sup>8</sup> Total injection current for all pins (including both digital and analog) must not exceed 25 mA.
- <sup>9</sup> Total injection current for all analog input pins must not exceed 15 mA.
- <sup>10</sup> Lifetime operation at these specification limits is not guaranteed.
- <sup>11</sup> Moisture sensitivity profile per IPC/JEDEC J-STD-020D.

<sup>12</sup> Moisture sensitivity per JEDEC test method A112.

# 3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

### 3.2.1 General Notes for Specifications at Maximum Junction Temperature Table 3. MPC5553 Thermal Characteristics

	MPC5553 Thermal Characteristic		F			
Spec			208 MAPBGA	324 PBGA	416 PBGA	Unit
1	Junction to ambient, natural convection (one-layer board) <sup>1, 2</sup>	$R_{\thetaJA}$	41	30	29	°C/W
	Junction to ambient, natural convection <sup>1, 3</sup> (four-layer board 2s2p)	R <sub>θJA</sub>	25	21	21	°C/W
3	Junction to ambient (@200 ft./min., one-layer board)	R <sub>0JMA</sub>	33	24	23	°C/W
4	Junction to ambient (@200 ft./min., four-layer board 2s2p)	R <sub>0JMA</sub>	22	17	18	°C/W
5	Junction to board (four-layer board 2s2p) <sup>4</sup>	$R_{\theta JB}$	15	12	13	°C/W
6	Junction to case <sup>5</sup>	R <sub>0JC</sub>	7	8	9	°C/W
7	Junction to package top, natural convection <sup>6</sup>	$\Psi_{JT}$	2	2	2	°C/W

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

<sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

<sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

An estimation of the device junction temperature,  $T_{J}$ , can be obtained from the equation:

 $T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$ 

where:

 $T_A$  = ambient temperature for the package (<sup>o</sup>C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component

- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than  $0.02 \text{ W/cm}^2$

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$ 

where:

 $T_J$  = junction temperature (<sup>o</sup>C)

 $T_B$  = board temperature at the package perimeter (<sup>o</sup>C/W)

 $R_{\theta IB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta IA}$  = junction-to-ambient thermal resistance (<sup>o</sup>C/W)

 $R_{\theta IC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal

dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

 $T_J = T_T + (\Psi_{JT} \times P_D)$ 

where:

 $T_T$  = thermocouple temperature on top of the package (<sup>o</sup>C)

 $\Psi_{JT}$  = thermal characterization parameter (<sup>o</sup>C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

### **References:**

Semiconductor Equipment and Materials International 805 East Middlefield Rd. Mountain View, CA., 94043 (415) 964-5111

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

### 3.3 Package

The MPC5553 is available in packaged form. Read the package options in Section 2, "Ordering Information." Refer to Section 4, "Mechanicals," for pinouts and package drawings.

# 3.4 EMI (Electromagnetic Interference) Characteristics

Spec	Characteristic	Minimum	Typical	Maximum	Unit
1	Scan range	0.15	—	1000	MHz
2	Operating frequency	—	—	f <sub>MAX</sub>	MHz
3	V <sub>DD</sub> operating voltages	—	1.5	_	V
4	$V_{DDSYN}, V_{RC33}, V_{DD33}, V_{FLASH}, V_{DDE}$ operating voltages	—	3.3	_	V
5	$V_{PP}$ , $V_{DDEH}$ , $V_{DDA}$ operating voltages	—	5.0	—	V
6	Maximum amplitude	—	—	14 <sup>2</sup> 32 <sup>3</sup>	dBuV
7	Operating temperature	—	—	25	°C

Table 4. EMI Testing Specifications <sup>1</sup>

<sup>1</sup> EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03. Qualification testing was performed on the MPC5554 and applied to the MPC5500 family as generic EMI performance data.

<sup>2</sup> Measured with the single-chip EMI program.

<sup>3</sup> Measured with the expanded EMI program.

### 3.5 ESD (Electromagnetic Static Discharge) Characteristics

### Table 5. ESD Ratings <sup>1, 2</sup>

Characteristic	Symbol	Value	Unit
ESD for human body model (HBM)		2000	V
HBM circuit description	R1	1500	Ω
	С	100	pF
ESD for field induced charge model (FDCM)		500 (all pins)	
ESD for heid induced charge model (FDCM)		750 (corner pins)	V
Number of pulses per pin:			
Positive pulses (HBM)	_	1	—
Negative pulses (HBM)	—	1	—
Interval of pulses		1	second

<sup>1</sup> All ESD testing conforms to CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> Device failure is defined as: 'If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature.

### 3.6 Voltage Regulator Controller (V<sub>RC</sub>) and Power-On Reset (POR) Electrical Specifications

The following table lists the  $V_{RC}$  and POR electrical specifications:

Table 6. VRC/POR Electrical	Specifications
-----------------------------	----------------

Spec	Charao	cteristic	Symbol	Min.	Max.	Units
1	1.5 V (V <sub>DD</sub> ) POR <sup>1</sup>	Negated (ramp up) Asserted (ramp down)	V <sub>POR15</sub>	1.1 1.1	1.35 1.35	V
2	3.3 V (V <sub>DDSYN</sub> ) POR <sup>1</sup> Asserted (ramp up) Asserted (ramp up) Asserted (ramp down) Negated (ramp down)		V <sub>POR33</sub>	0.0 2.0 2.0 0.0	0.30 2.85 2.85 0.30	v
3	RESET pin supply (V_DDEH6) POR 1, 2Negated (ramp up) Asserted (ramp down)V_PO		V <sub>POR5</sub>	2.0 2.0	2.85 2.85	V
4		Before V <sub>RC</sub> allows the pass transistor to start turning on	V <sub>TRANS_START</sub>	1.0	2.0	V
5 V <sub>RC33</sub> voltage 6		When $V_{RC}$ allows the pass transistor to completely turn on <sup>3, 4</sup>	V <sub>TRANS_ON</sub>	2.0	2.85	V
		When the voltage is greater than the voltage at which the $V_{RC}$ keeps the 1.5 V supply in regulation <sup>5, 6</sup>	V <sub>VRC33REG</sub>	3.0	_	V
	Current can be sourced	– 40° C		11.0	—	mA
7	by V <sub>RCCTL</sub> at Tj:	25 <sup>0</sup> C	I <sub>VRCCTL</sub> <sup>7</sup>	9.0	—	mA
		150 <sup>°</sup> C		7.5	_	mA
8	Voltage differential during power up such that: $V_{DD33}$ can lag $V_{DDSYN}$ or $V_{DDEH6}$ , before $V_{DDSYN}$ and $V_{DDEH6}$ reach the $V_{POR33}$ and $V_{POR5}$ minimums respectively.		V <sub>DD33_LAG</sub>		1.0	V
9	Absolute value of slew rate on power supply pins		—	—	50	V/ms
	Required gain at Tj:	– 40° C		40	—	—
10	$I_{DD} \div I_{VRCCTL} (@ f_{sys} = f_{MAX})$	25° C	BETA <sup>10</sup>	45	—	—
	6, 7, 8, 9	150 <sup>o</sup> C		55	500	—

On power up, assert RESET before V<sub>POR15</sub>, V<sub>POR33</sub>, and V<sub>POR5</sub> negate (internal POR). RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 *DC Electrical Specifications*. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.

 $^2~V_{IL\_S}$  (Table 9, Spec15) is guaranteed to scale with  $V_{DDEH6}$  down to  $V_{POR5}.$ 

<sup>3</sup> Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.

<sup>4</sup> It is possible to reach the current limit during ramp up—do not treat this event as short circuit current.

<sup>5</sup> At peak current for device.

<sup>6</sup> Requires compliance with Freescale's recommended board requirements and transistor recommendations. Board signal traces/routing from the V<sub>RCCTL</sub> package signal to the base of the external pass transistor and between the emitter of the pass transistor to the V<sub>DD</sub> package signals must have a maximum of 100 nH inductance and minimal resistance (less than 1  $\Omega$ ). V<sub>RCCTL</sub> must have a nominal 1  $\mu$ F phase compensation capacitor to ground. V<sub>DD</sub> must have a 20  $\mu$ F (nominal) bulk capacitor (greater than 4  $\mu$ F over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of eight 0.01  $\mu$ F, two 0.1  $\mu$ F, and one 1  $\mu$ F capacitors around the package on the V<sub>DD</sub> supply signals.

<sup>7</sup>  $I_{VRCCTL}$  is measured at the following conditions:  $V_{DD} = 1.35$  V,  $V_{RC33} = 3.1$  V,  $V_{VRCCTL} = 2.2$  V.

<sup>8</sup> Refer to Table 1 for the maximum operating frequency.

 $^{9}$  Values are based on I<sub>DD</sub> from high-use applications as explained in the I<sub>DD</sub> Electrical Specification.

<sup>10</sup> BETA is the worst-case external transistor BETA. It is measured on a per-part basis and calculated as ( $I_{DD} \div I_{VRCCTL}$ ).

### 3.7 Power-Up/Down Sequencing

Power sequencing between the 1.5 V power supply and  $V_{DDSYN}$  or the RESET power supplies is required if using an external 1.5 V power supply with  $V_{RC33}$  tied to ground (GND). To avoid power-sequencing,  $V_{RC33}$  must be powered up within the specified operating range, even if the on-chip voltage regulator controller is not used. Refer to Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," and Section 3.7.3, "Power-Down Sequence (VRC33 Grounded)."

Power sequencing requires that  $V_{DD33}$  must reach a certain voltage where the values are read as ones before the POR signal negates. Refer to Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33."

Although power sequencing is not required between  $V_{RC33}$  and  $V_{DDSYN}$  during power up,  $V_{RC33}$  must not lead  $V_{DDSYN}$  by more than 600 mV or lag by more than 100 mV for the  $V_{RC}$  stage turn-on to operate within specification. Higher spikes in the emitter current of the pass transistor occur if  $V_{RC33}$  leads or lags  $V_{DDSYN}$  by more than these amounts. The value of that higher spike in current depends on the board power supply circuitry and the amount of board level capacitance.

Furthermore, when all of the PORs negate, the system clock starts to toggle, adding another large increase of the current consumed by  $V_{RC33}$ . If  $V_{RC33}$  lags  $V_{DDSYN}$  by more than 100 mV, the increase in current consumed can drop  $V_{DD}$  low enough to assert the 1.5 V POR again. Oscillations are possible when the 1.5 V POR asserts and stops the system clock, causing the voltage on  $V_{DD}$  to rise until the 1.5 V POR negates again. All oscillations stop when  $V_{RC33}$  is powered sufficiently.

When powering down,  $V_{RC33}$  and  $V_{DDSYN}$  have no delta requirement to each other, because the bypass capacitors internal and external to the device are already charged. When not powering up or down, no delta between  $V_{RC33}$  and  $V_{DDSYN}$  is required for the  $V_{RC}$  to operate within specification.

There are no power up/down sequencing requirements to prevent issues such as latch-up, excessive current spikes, and so on. Therefore, the state of the I/O pins during power up and power down varies depending on which supplies are powered.

Table 7 gives the pin state for the sequence cases for all pins with pad type pad\_fc (fast type).

				5 1
V <sub>DDE</sub>	V <sub>DD33</sub>	V <sub>DD</sub>	POR	Pin Status for Fast Pad Output Driver pad_fc (fast)
Low	—	—	Asserted	Low
$V_{DDE}$	Low	Low	Asserted	High
V <sub>DDE</sub>	Low	V <sub>DD</sub>	Asserted	High
$V_{DDE}$	V <sub>DD33</sub>	Low	Asserted	High impedance (Hi-Z)
$V_{DDE}$	V <sub>DD33</sub>	V <sub>DD</sub>	Asserted	Hi-Z
V <sub>DDE</sub>	V <sub>DD33</sub>	V <sub>DD</sub>	Negated	Functional

Table 7. Pin Status for Fast Pads During the Power Sequence

Table 8 gives the pin state for the sequence cases for all pins with pad type pad\_mh (medium type) and pad\_sh (slow type).

V <sub>DDEH</sub>	V <sub>DD</sub>	POR	Pin Status for Medium and Slow Pad Output Driver pad_mh (medium) pad_sh (slow)
Low	_	Asserted	Low
V <sub>DDEH</sub>	Low	Asserted	High impedance (Hi-Z)
V <sub>DDEH</sub>	$V_{DD}$	Asserted	Hi-Z
V <sub>DDEH</sub>	$V_{DD}$	Negated	Functional

Table 8. Pin Status for Medium and Slow Pads During the Power Sequence

The values in Table 7 and Table 8 do not include the effect of the weak-pull devices on the output pins during power up.

Before exiting the internal POR state, the voltage on the pins goes to high-impedance until POR negates. When the internal POR negates, the functional state of the signal during reset applies and the weak-pull devices (up or down) are enabled as defined in the device *Reference Manual*. If  $V_{DD}$  is too low to correctly propagate the logic signals, the weak-pull devices can pull the signals to  $V_{DDE}$  and  $V_{DDEH}$ .


To avoid this condition, minimize the ramp time of the  $V_{DD}$  supply to a time period less than the time required to enable the external circuitry connected to the device outputs.

### 3.7.1 Input Value of Pins During POR Dependent on V<sub>DD33</sub>

When powering up the device,  $V_{DD33}$  must not lag the latest  $V_{DDSYN}$  or RESET power pin ( $V_{DDEH6}$ ) by more than the  $V_{DD33}$  lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates.  $V_{DD33}$  can lag  $V_{DDSYN}$  or the RESET power pin ( $V_{DDEH6}$ ), but cannot lag both by more than the  $V_{DD33}$  lag specification. This  $V_{DD33}$  lag specification applies during power up only.  $V_{DD33}$  has no lead or lag requirements when powering down.

### 3.7.2 Power-Up Sequence (V<sub>RC33</sub> Grounded)

The 1.5 V V<sub>DD</sub> power supply must rise to 1.35 V before the 3.3 V V<sub>DDSYN</sub> power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V<sub>DD</sub> must be within specification before the 3.3 V POR and the RESET POR negate.



 $V_{DD}$  must reach 1.35 V before  $V_{DDSYN}$  and the RESET power reach 2.0 V

Figure 2. Power-Up Sequence (V<sub>RC33</sub> Grounded)

### 3.7.3 Power-Down Sequence (V<sub>RC33</sub> Grounded)

The only requirement for the power-down sequence with  $V_{RC33}$  grounded is if  $V_{DD}$  decreases to less than its operating range,  $V_{DDSYN}$  or the RESET power must decrease to less than 2.0 V before the  $V_{DD}$  power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly.

### 3.8 DC Electrical Specifications

Spec	Characteristic	Symbol	Min	Max.	Unit
1	Core supply voltage (average DC RMS voltage)	V <sub>DD</sub>	1.35	1.65	V
2	Input/output supply voltage (fast input/output) <sup>1</sup>	V <sub>DDE</sub>	1.62	3.6	V
3	Input/output supply voltage (slow and medium input/output)	V <sub>DDEH</sub>	3.0	5.25	V
4	3.3 V input/output buffer voltage	V <sub>DD33</sub>	3.0	3.6	V
5	Voltage regulator control input voltage	V <sub>RC33</sub>	3.0	3.6	V
6	Analog supply voltage <sup>2</sup>	V <sub>DDA</sub>	4.5	5.25	V
8	Flash programming voltage <sup>3</sup>	V <sub>PP</sub>	4.5	5.25	V
9	Flash read voltage	V <sub>FLASH</sub>	3.0	3.6	V
10	SRAM standby voltage <sup>4</sup>	V <sub>STBY</sub>	0.8	1.2	V
11	Clock synthesizer operating voltage	V <sub>DDSYN</sub>	3.0	3.6	V
12	Fast I/O input high voltage	V <sub>IH_F</sub>	$0.65 \times V_{DDE}$	V <sub>DDE</sub> + 0.3	V
13	Fast I/O input low voltage	V <sub>IL_F</sub>	$V_{\rm SS} - 0.3$	$0.35 \times V_{DDE}$	V
14	Medium and slow I/O input high voltage	V <sub>IH_S</sub>	$0.65 \times V_{DDEH}$	V <sub>DDEH</sub> + 0.3	V
15	Medium and slow I/O input low voltage	V <sub>IL_S</sub>	V <sub>SS</sub> – 0.3	$0.35  imes V_{DDEH}$	V
16	Fast input hysteresis	V <sub>HYS_F</sub>	V <sub>HYS_F</sub> 0.1 × V <sub>DDE</sub>		V

Table 9. DC Electrical Specifications  $(T_A = T_L - T_H)$ 

Spec	Characteristic	Symbol	Min	Max.	Unit
17	Medium and slow I/O input hysteresis	V <sub>HYS_S</sub>	0.1 ×	V <sub>DDEH</sub>	V
18	Analog input voltage	V <sub>INDC</sub>	V <sub>SSA</sub> – 0.3	V <sub>DDA</sub> + 0.3	V
19	Fast output high voltage ( $I_{OH_F} = -2.0 \text{ mA}$ )	V <sub>OH_F</sub>	$0.8 \times V_{DDE}$	—	V
20	Slow and medium output high voltage $I_{OH_S} = -2.0 \text{ mA}$ $I_{OH_S} = -1.0 \text{ mA}$	V <sub>OH_S</sub>	$\begin{array}{c} 0.80 \times V_{DDEH} \\ 0.85 \times V_{DDEH} \end{array}$	_	v
21	Fast output low voltage ( $I_{OL_F} = 2.0 \text{ mA}$ )	V <sub>OL_F</sub>	—	$0.2 \times V_{DDE}$	V
22	Slow and medium output low voltage $I_{OL_S} = 2.0 \text{ mA}$ $I_{OL_S} = 1.0 \text{ mA}$	V <sub>OL_S</sub>	_	$0.20 \times V_{DDEH}$ $0.15 \times V_{DDEH}$	V
23	Load capacitance (fast I/O) $^{5}$ DSC (SIU_PCR[8:9]) = 0b00 = 0b01 = 0b10 = 0b11	CL	 	10 20 30 50	pF pF pF pF
24	Input capacitance (digital pins)	C <sub>IN</sub>	—	7	pF
25	Input capacitance (analog pins)	C <sub>IN_A</sub>	_	10	pF
26	Input capacitance: (Shared digital and analog pins AN[12]_MA[0]_SDS, AN[13]_MA[1]_SDO, AN[14]_MA[2]_SDI, and AN[15]_FCK)	C <sub>IN_M</sub>	_	12	pF
27a	Operating current 1.5 V supplies @ 132 MHz: <sup>6, 7</sup> $V_{DD}$ (including $V_{DDF}$ max current) @1.65 V typical use <sup>8, 9</sup> $V_{DD}$ (including $V_{DDF}$ max current) @1.35 V typical use <sup>8, 9</sup> $V_{DD}$ (including $V_{DDF}$ max current) @1.65 V high use <sup>9, 10</sup> $V_{DD}$ (including $V_{DDF}$ max current) @1.35 V high use <sup>9, 10</sup>	I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub>	 	460 360 510 410	mA mA mA mA
27b	Operating current 1.5 V supplies @ 114 MHz: $^{6, 7}$ V <sub>DD</sub> (including V <sub>DDF</sub> max current) @ 1.65 V typical use $^{8, 9}$ V <sub>DD</sub> (including V <sub>DDF</sub> max current) @ 1.35 V typical use $^{8, 9}$ V <sub>DD</sub> (including V <sub>DDF</sub> max current) @ 1.65 V high use $^{9, 10}$ V <sub>DD</sub> (including V <sub>DDF</sub> max current) @ 1.35 V high use $^{9, 10}$	I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub>	 	410 310 460 370	mA mA mA mA
27c	Operating current 1.5 V supplies @ 82 MHz: <sup>6, 7</sup> $V_{DD}$ (including $V_{DDF}$ max current) @ 1.65 V typical use <sup>8, 9</sup> $V_{DD}$ (including $V_{DDF}$ max current) @ 1.35 V typical use <sup>8, 9</sup> $V_{DD}$ (including $V_{DDF}$ max current) @ 1.65 V high use <sup>9, 10</sup> $V_{DD}$ (including $V_{DDF}$ max current) @ 1.35 V high use <sup>9, 10</sup>	I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub> I <sub>DD</sub>	 	330 225 385 290	mA mA mA mA

# Table 9. DC Electrical Specifications $(T_A = T_L - T_H)$ (continued)

Spec	Characteristic	Symbol	Min	Max.	Unit
27d	Refer to Figure 3 for an interpolation of this data. <sup>11</sup> $I_{DD_{STBY}} @ 25^{\circ} C$				
	V <sub>STBY</sub> @ 0.8 V	IDD_STBY	—	20	μA
	V <sub>STBY</sub> @ 1.0 V	IDD_STBY	—	30	μA
	V <sub>STBY</sub> @ 1.2 V	IDD_STBY	—	50	μA
	I <sub>DD_STBY</sub> @ 60° C			70	
	V <sub>STBY</sub> @ 0.8 V V <sub>STBY</sub> @ 1.0 V	DD_STBY		70 100	μΑ μΑ
	V <sub>STBY</sub> @ 1.2 V	I <sub>DD_STBY</sub> I <sub>DD_STBY</sub>	—	200	μA
	I <sub>DD STBY</sub> @ 150° C (Tj)				
	V <sub>STBY</sub> @ 0.8 V	I <sub>DD_STBY</sub>	_	1200	μA
	V <sub>STBY</sub> @ 1.0 V	I <sub>DD_STBY</sub>	—	1500	μA
	V <sub>STBY</sub> @ 1.2 V	I <sub>DD_STBY</sub>	_	2000	μA
28	Operating current 3.3 V supplies @ f <sub>MAX</sub> MHz				
	V <sub>DD33</sub> <sup>12</sup>	I <sub>DD_33</sub>	_	2 + (values derived from procedure of footnote <sup>12</sup> )	mA
	V <sub>FLASH</sub>	IVFLASH	—	10	mA
	V <sub>DDSYN</sub>	IDDSYN	—	15	mA
29	Operating current 5.0 V supplies (12 MHz ADCLK):				
	V <sub>DDA</sub> (V <sub>DDA0</sub> + V <sub>DDA1</sub> )	I <sub>DD_A</sub>	_	20.0	mA
	Analog reference supply current (V <sub>RH</sub> , V <sub>RL</sub> )	I <sub>REF</sub>	—	1.0	mA
	V <sub>PP</sub>	I <sub>PP</sub>		25.0	mA
30	Operating current V <sub>DDE</sub> supplies: <sup>13</sup>			Refer to	m 4
	V <sub>DDEH1</sub> V <sub>DDE2</sub>	I <sub>DD1</sub>		Footnote <sup>13</sup>	mA mA
	VDDE3	I <sub>DD2</sub> I <sub>DD3</sub>		roomote	mA
	V <sub>DDEH4</sub>	I <sub>DD4</sub>			mA
	V <sub>DDE5</sub>	I <sub>DD5</sub>	_		mA
	V <sub>DDEH6</sub>	I <sub>DD6</sub>	—		mA
	V <sub>DDE7</sub>	I <sub>DD7</sub>	—		mA
	V <sub>DDEH8</sub>	I <sub>DD8</sub>			mA
	V <sub>DDEH9</sub>	I <sub>DD9</sub>			mA
31	Fast I/O weak pullup current <sup>14</sup>		10	110	
	1.62–1.98 V 2.25–2.75 V		10 20	110 130	μΑ μΑ
	3.00–3.60 V		20	170	μΑ μΑ
	Fast I/O weak pulldown current <sup>14</sup>	I <sub>ACT_F</sub>			
	1.62–1.98 V		10	100	μA
	2.25–2.75 V		20	130	μA
	3.00–3.60 V		20	170	μΑ

# Table 9. DC Electrical Specifications $(T_A = T_L - T_H)$ (continued)

Spec	Characteristic	Symbol	Min	Max.	Unit
32	Slow and medium I/O weak pullup/down current <sup>14</sup> 3.0–3.6 V 4.5–5.5 V	I <sub>ACT_S</sub>	10 20	150 170	μ <b>Α</b> μΑ
33	I/O input leakage current <sup>15</sup>	I <sub>INACT_D</sub>	-2.5	2.5	μA
34	DC injection current (per pin)	I <sub>IC</sub>	-2.0	2.0	mA
35	Analog input current, channel off <sup>16</sup>	I <sub>INACT_A</sub>	-150	150	nA
35a	Analog input current, shared analog / digital pins (AN[12], AN[13], AN[14], AN[15])	I <sub>INACT_AD</sub>	-2.5	2.5	μA
36	$V_{SS}$ to $V_{SSA}$ differential voltage <sup>17</sup>	$V_{SS} - V_{SSA}$	-100	100	mV
37	Analog reference low voltage	V <sub>RL</sub>	V <sub>SSA</sub> – 0.1	V <sub>SSA</sub> + 0.1	V
38	V <sub>RL</sub> differential voltage	V <sub>RL</sub> – V <sub>SSA</sub>	-100	100	mV
39	Analog reference high voltage	V <sub>RH</sub>	V <sub>DDA</sub> – 0.1	V <sub>DDA</sub> + 0.1	V
40	V <sub>REF</sub> differential voltage	V <sub>RH</sub> – V <sub>RL</sub>	4.5	5.25	V
41	$V_{SSSYN}$ to $V_{SS}$ differential voltage	$V_{\rm SSSYN} - V_{\rm SS}$	-50	50	mV
42	V <sub>RCVSS</sub> to V <sub>SS</sub> differential voltage	V <sub>RCVSS</sub> – V <sub>SS</sub>	-50	50	mV
43	$V_{DDF}$ to $V_{DD}$ differential voltage	$V_{DDF} - V_{DD}$	-100	100	mV
43a	V <sub>RC33</sub> to V <sub>DDSYN</sub> differential voltage	$V_{RC33} - V_{DDSYN}$	-0.1	0.1 <sup>18</sup>	V
44	Analog input differential signal range (with common mode 2.5 V)	V <sub>IDIFF</sub>	-2.5	2.5	V
45	Operating temperature range, ambient (packaged)	$T_A = (T_L \text{ to } T_H)$	ΤL	т <sub>н</sub>	°C
46	Slew rate on power-supply pins	—	—	50	V/ms
		1		1	1

Table 9. DC Electrical Specifications  $(T_A = T_L - T_H)$  (continued)

<sup>1</sup> V<sub>DDE2</sub> and V<sub>DDE3</sub> are limited to 2.25–3.6 V only if EBTS = 0; V<sub>DDE2</sub> and V<sub>DDE3</sub> have a range of 1.6–3.6 V if EBTS = 1.

 $^{2}$  | V<sub>DDA0</sub> – V<sub>DDA1</sub> | must be < 0.1 V.

- <sup>3</sup> V<sub>PP</sub> can drop to 3.0 V during read operations.
- <sup>4</sup> If standby operation is not required, connect V<sub>STBY</sub> to ground.
- <sup>5</sup> Applies to CLKOUT, external bus pins, and Nexus pins.
- <sup>6</sup> Maximum average RMS DC current.
- <sup>7</sup> Figure 3 shows an illustration of the I<sub>DD\_STBY</sub> values interpolated for these temperature values.
- <sup>8</sup> Average current measured on Automotive benchmark.
- <sup>9</sup> Peak currents can be higher on specialized code.

<sup>10</sup> High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents are possible if an idle loop that crosses cache lines is run from cache. Design and write code to avoid this condition.

- <sup>11</sup> Figure 3 shows an illustration of the  $I_{DD\_STBY}$  values interpolated for these temperature values.
- <sup>12</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- <sup>13</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.

 $^{14}$  Absolute value of current, measured at  $V_{\text{IL}}$  and  $V_{\text{IH}}$ 

<sup>15</sup> Weak pullup/down inactive. Measured at V<sub>DDE</sub> = 3.6 V and V<sub>DDEH</sub> = 5.25 V. Applies to pad types: pad\_fc, pad\_sh, and pad\_mh.
 <sup>16</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad\_a and pad\_ae.

 $^{17}$  V<sub>SSA</sub> refers to both V<sub>SSA0</sub> and V<sub>SSA1</sub>. | V<sub>SSA0</sub> – V<sub>SSA1</sub> | must be < 0.1 V.

<sup>18</sup> Up to 0.6 V during power up and power down.

Figure 3 shows an approximate interpolation of the  $I_{STBY}$  worst-case specification to estimate values at different voltages and temperatures. The vertical lines shown at 25 °C, 60 °C, and 150 °C in Figure 3 are the  $I_{DD}$  STBY specifications (27d) listed in Table 9.






Figure 3. I<sub>STBY</sub> Worst-case Specifications

### 3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a segment. The output pin current can be calculated from Table 10 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 10.

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	Voltage (V)	Drive Select / Slew Rate Control Setting	Current (mA)
1			25	50	5.25	11	8.0
2	Slow		10	50	5.25	01	3.2
3	3107	I <sub>DRV_SH</sub>	2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5			50	50	5.25	11	17.3
6	Medium		20	50	5.25	01	6.5
7	Medium	I <sub>DRV_MH</sub>	3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9			66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12			66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20	Fast		56	50	3.6	11	9.3
21	Fasi	I <sub>DRV_FC</sub>	56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26			40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

Table 10. I/O Pad Average DC Current  $(T_A = T_L - T_H)^1$ 

<sup>1</sup> These values are estimates from simulation and are not tested. Currents apply to output pins only.

<sup>2</sup> All loads are lumped.

### 3.8.2 I/O Pad V<sub>DD33</sub> Current Specifications

The power consumption of the  $V_{DD33}$  supply dependents on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin  $V_{DD33}$  currents for all I/O segments. The output pin  $V_{DD33}$  current can be calculated from Table 11 based on the voltage, frequency, and load on all fast (pad\_fc) pins. The input pin  $V_{DD33}$  current can be calculated from Table 11 based on the voltage, frequency, and load on all pad\_sh and pad\_mh pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 11.

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	V <sub>DD33</sub> (V)	V <sub>DDE</sub> (V)	Drive Select	Current (mA)	
Inputs									
1	Slow	I <sub>33_SH</sub>	66	0.5	3.6	5.5	NA	0.003	
2	Medium	I <sub>33_МН</sub>	66	0.5	3.6	5.5	NA	0.003	
Outputs									
3			66	10	3.6	3.6	00	0.35	
4			66	20	3.6	3.6	01	0.53	
5			66	30	3.6	3.6	10	0.62	
6			66	50	3.6	3.6	11	0.79	
7			66	10	3.6	1.98	00	0.35	
8	1		66	20	3.6	1.98	01	0.44	
9	1		66	30	3.6	1.98	10	0.53	
10	1		66	50	3.6	1.98	11	0.70	
11			56	10	3.6	3.6	00	0.30	
12	1		56	20	3.6	3.6	01	0.45	
13	1		56	30	3.6	3.6	10	0.52	
14		Faat	56	50	3.6	3.6	11	0.67	
15	Fast	I <sub>33_FC</sub>	56	10	3.6	1.98	00	0.30	
16	1		56	20	3.6	1.98	01	0.37	
17	1		56	30	3.6	1.98	10	0.45	
18			56	50	3.6	1.98	11	0.60	
19			40	10	3.6	3.6	00	0.21	
20	1		40	20	3.6	3.6	01	0.31	
21	1		40	30	3.6	3.6	10	0.37	
22	1		40	50	3.6	3.6	11	0.48	
23			40	10	3.6	1.98	00	0.21	
24			40	20	3.6	1.98	01	0.27	
25	1		40	30	3.6	1.98	10	0.32	
26			40	50	3.6	1.98	11	0.42	

Table 11.  $V_{DD33}$  Pad Average DC Current ( $T_A = T_L - T_H$ )<sup>1</sup>

<sup>1</sup> These values are estimated from simulation and not tested. Currents apply to output pins for the fast pads only and to input pins for the slow and medium pads only.

<sup>2</sup> All loads are lumped.

# 3.9 Oscillator and FMPLL Electrical Characteristics

Table 12. FMPLL	Electrical	Specifications
-----------------	------------	----------------

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL reference frequency range: <sup>1</sup> Crystal reference External reference Dual controller (1:1 mode)	f <sub>ref_crystal</sub> f <sub>ref_ext</sub> f <sub>ref_1:1</sub>	8 8 24	20 20 f <sub>sys</sub> ÷ 2	MHz
2	System frequency <sup>2</sup>	f <sub>sys</sub>	$f_{\text{ICO}(\text{MIN})} \div 2^{\text{RFD}}$	f <sub>MAX</sub> <sup>3</sup>	MHz
3	System clock period	t <sub>CYC</sub>	—	1 ÷ f <sub>sys</sub>	ns
4	Loss of reference frequency <sup>4</sup>	f <sub>LOR</sub>	100	1000	kHz
5	Self-clocked mode (SCM) frequency <sup>5</sup>	f <sub>SCM</sub>	7.4	17.5	MHz
	EXTAL input high voltage crystal mode <sup>6</sup>	V <sub>IHEXT</sub>	V <sub>XTAL</sub> + 0.4 V	—	V
6	All other modes [dual controller (1:1), bypass, external reference]	V <sub>IHEXT</sub>	(V <sub>DDE5</sub> ÷ 2) + 0.4 V	_	V
	EXTAL input low voltage crystal mode <sup>7</sup>	V <sub>ILEXT</sub>	—	V <sub>XTAL</sub> – 0.4 V	V
7	All other modes [dual controller (1:1), bypass, external reference]	V <sub>ILEXT</sub>	_	(V <sub>DDE5</sub> ÷ 2) – 0.4 V	V
8	XTAL current <sup>8</sup>	I <sub>XTAL</sub>	0.8	3	mA
9	Total on-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>	—	1.5	pF
10	Total on-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>	—	1.5	pF
11	Crystal manufacturer's recommended capacitive load	CL	Refer to crystal specification	Refer to crystal specification	pF
12	Discrete load capacitance to connect to EXTAL	C <sub>L_EXTAL</sub>	_	$(2 \times C_L) - C_{S\_EXTAL} - C_{PCB\_EXTAL}$	pF
13	Discrete load capacitance to connect to XTAL	C <sub>L_XTAL</sub>	_	$(2 \times C_L) - C_{S_XTAL} - C_{PCB_XTAL}$	pF
14	PLL lock time <sup>10</sup>	t <sub>lpll</sub>	—	750	μS
15	Dual controller (1:1) clock skew (between CLKOUT and EXTAL) <sup>11, 12</sup>	t <sub>skew</sub>	-2	2	ns
16	Duty cycle of reference	t <sub>DC</sub>	40	60	%
17	Frequency unLOCK range	f <sub>UL</sub>	-4.0	4.0	% f <sub>SYS</sub>
18	Frequency LOCK range	f <sub>LCK</sub>	-2.0	2.0	% f <sub>SYS</sub>

#### Table 12. FMPLL Electrical Specifications (continued)

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
19	CLKOUT period jitter, measured at f <sub>SYS</sub> max: <sup>13, 14</sup> Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over a 2 ms interval)	C <sub>JITTER</sub>		5.0 0.01	% f <sub>CLKOUT</sub>
20	Frequency modulation range limit <sup>15</sup> (do not exceed f <sub>sys</sub> maximum)	C <sub>MOD</sub>	0.8	2.4	%f <sub>SYS</sub>
21	$ \begin{array}{l} \text{ICO frequency} \\ f_{ico} = \left[ \begin{array}{c} f_{ref\_crystal} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array} ^{16} \\ f_{ico} = \left[ \begin{array}{c} f_{ref\_ext} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array} $	f <sub>ico</sub>	48	f <sub>MAX</sub>	MHz
22	Predivider output frequency (to PLL)	f <sub>PREDIV</sub>	4	20 <sup>17</sup>	MHz

### $(V_{DDSYN} = 3.0-3.6 \text{ V}; V_{SS} = V_{SSSYN} = 0.0 \text{ V}; T_A = T_L \text{ to } T_H)$

<sup>1</sup> Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.

<sup>2</sup> All internal registers retain data at 0 Hz.

<sup>3</sup> Up to the maximum frequency rating of the device (refer to Table 1).

<sup>4</sup> Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked mode.

<sup>5</sup> The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below f<sub>LOR</sub>. SCM frequency is measured on the CLKOUT ball with the divider set to divide-by-two of the system clock. NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.

<sup>6</sup> Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V<sub>extal</sub> – V<sub>xtal</sub>) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

<sup>7</sup> Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V<sub>xtal</sub> – V<sub>extal</sub>) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

<sup>8</sup> I<sub>xtal</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

<sup>9</sup> C<sub>PCB EXTAL</sub> and C<sub>PCB XTAL</sub> are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

<sup>10</sup> This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal startup time.

<sup>11</sup> PLL is operating in 1:1 PLL mode.

 $^{12}$  V<sub>DDE</sub> = 3.0–3.6 V.

<sup>13</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>sys</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDSYN</sub> and V<sub>SSSYN</sub> and variation in crystal oscillator frequency increase the jitter percentage for a given interval. CLKOUT divider is set to divide-by-two.

<sup>14</sup> Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).

<sup>15</sup> Modulation depth selected must not result in f<sub>svs</sub> value greater than the f<sub>svs</sub> maximum specified value.

<sup>16</sup>  $f_{SVS} = f_{ICO} \div (2^{RFD})$ 

<sup>17</sup> Maximum value for dual controller (1:1) mode is ( $f_{MAX} \div 2$ ) with the predivider set to 1 (FMPLL\_SYNCR[PREDIV] = 0b001).

### 3.10 eQADC Electrical Characteristics

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	ADC clock (ADCLK) frequency <sup>1</sup>	F <sub>ADCLK</sub>	1	12	MHz
2	Conversion cycles Differential Single ended	CC	13 + 2 (15) 14 + 2 (16)	13 + 128 (141) 14 + 128 (142)	ADCLK cycles
3	Stop mode recovery time <sup>2</sup>	T <sub>SR</sub>	10	—	μS
4	Resolution <sup>3</sup>	_	1.25	—	mV
5	INL: 6 MHz ADC clock	INL6	-4	4	Counts <sup>3</sup>
6	INL: 12 MHz ADC clock	INL12	-8	8	Counts
7	DNL: 6 MHz ADC clock	DNL6	-3 <sup>4</sup>	3 <sup>4</sup>	Counts
8	DNL: 12 MHz ADC clock	DNL12	-6 <sup>4</sup>	6 <sup>4</sup>	Counts
9	Offset error with calibration	OFFWC	-4 <sup>5</sup>	4 <sup>5</sup>	Counts
10	Full-scale gain error with calibration	GAINWC	-8 <sup>6</sup>	8 <sup>6</sup>	Counts
11	Disruptive input injection current <sup>7, 8, 9, 10</sup>	I <sub>INJ</sub>	-1	1	mA
12	Incremental error due to injection current. All channels are 10 k $\Omega$ < Rs <100 k $\Omega$ Channel under test has Rs = 10 k $\Omega$ , $I_{INJ} = I_{INJMAX}$ , $I_{INJMIN}$	E <sub>INJ</sub>	-4	4	Counts
13	Total unadjusted error (TUE) for single ended conversions with calibration <sup>11, 12, 13, 14, 15</sup>	TUE	-4	4	Counts

Table 13. eQADC Conversion Specifications ( $T_A = T_L$  to  $T_H$ )

Conversion characteristics vary with F<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum F<sub>ADCLK</sub> rate. The maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a maximum 16 factor.

- <sup>2</sup> Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform conversions.
- $^{3}$  At V<sub>RH</sub> V<sub>RL</sub> = 5.12 V, one least significant bit (LSB) = 1.25, mV = one count.
- <sup>4</sup> Guaranteed 10-bit mono tonicity.
- <sup>5</sup> The absolute value of the offset error without calibration  $\leq$  100 counts.
- <sup>6</sup> The absolute value of the full scale gain error without calibration  $\leq$  120 counts.
- <sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than  $V_{RH}$ , and 0x000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \le V_{DDA}$  and  $V_{RL} \ge V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- <sup>8</sup> Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- <sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.
- <sup>10</sup> This condition applies to two adjacent pads on the internal pad.
- <sup>11</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
- <sup>12</sup> TUE does not apply to differential conversions.
- <sup>13</sup> Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: -16 counts < TUE < 16 counts.
- <sup>14</sup> TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
- <sup>15</sup> Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].

### 3.11 H7Fa Flash Memory Electrical Characteristics

Spec	Flash Program Characteristic	Symbol	Min.	Typical <sup>1</sup>	Initial Max. <sup>2</sup>	Max. <sup>3</sup>	Unit
3	Doubleword (64 bits) program time <sup>4</sup>	T <sub>dwprogram</sub>	—	10	—	500	μS
4	Page program time <sup>4</sup>	T <sub>pprogram</sub>		22	44 <sup>5</sup>	500	μS
7	16 KB block pre-program and erase time	T <sub>16kpperase</sub>		265	400	5000	ms
9	48 KB block pre-program and erase time	T <sub>48kpperase</sub>		345	400	5000	ms
10	64 KB block pre-program and erase time	T <sub>64kpperase</sub>		415	500	5000	ms
8	128 KB block pre-program and erase time	T <sub>128kpperase</sub>	_	500	1250	7500	ms
11	Minimum operating frequency for program and erase operations <sup>6</sup>	_	25	_	_	_	MHz

Table 14. Flash Program and Erase Specifications ( $T_A = T_L$  to  $T_H$ )

<sup>1</sup> Typical program and erase times are calculated at 25 °C operating temperature using nominal supply values.

<sup>2</sup> Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.

<sup>3</sup> The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

<sup>4</sup> Actual hardware programming times. This does not include software overhead.

<sup>5</sup> Page size is 256 bits (8 words).

<sup>6</sup> The read frequency of the flash can range up to the maximum operating frequency. There is no minimum read frequency condition.

Spec	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Unit
1a	Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range $(T_J)$	P/E	100,000	_	cycles
1b	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range $(T_J)$	P/E	1000	100,000	cycles
2	Data retention Blocks with 0–1,000 P/E cycles Blocks with 1,001–100,000 P/E cycles	Retention	20 5		years

Table 15. Flash EEPROM Module Life  $(T_A = T_L \text{ to } T_H)$ 

Typical endurance is evaluated at 25° C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of typical endurance, refer to engineering bulletin EB619 *Typical Endurance for Nonvolatile Memory.* 

1

Table 16 shows the FLASH\_BIU settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.

Maximum Frequency (MHz)	APC	RWSC	WWSC	DPFEN <sup>2</sup>	IPFEN <sup>2</sup>	PFLIM <sup>3</sup>	BFEN <sup>4</sup>
Up to and including 82 MHz <sup>5</sup>	0b001	0b001	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Up to and including 102 MHz <sup>6</sup>	0b001	0b010	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Up to and including 132 MHz <sup>7</sup>	0b010	0b011	0b01	0b00 0b01 0b11	0b00 0b01 0b11	0b000 to 0b110	0b0 0b1
Default setting after reset	0b111	0b111	0b11	0b00	0b00	0b000	0b0

Table 16. FLASH\_BIU Settings vs. Frequency of Operation <sup>1</sup>

<sup>1</sup> Illegal combinations exist. Use entries from the same row in this table.

<sup>2</sup> For maximum flash performance, set to 0b11.

<sup>3</sup> For maximum flash performance, set to 0b110.

<sup>4</sup> For maximum flash performance, set to 0b1.

<sup>5</sup> 82 MHz parts allow for 80 MHz system clock + 2% frequency modulation (FM).

<sup>6</sup> 102 MHz parts allow for 100 MHz system clock + 2% FM.

<sup>7</sup> 132 MHz parts allow for 128 MHz system clock + 2% FM.

# 3.12 AC Specifications

### 3.12.1 Pad AC Specifications

### Table 17. Pad AC Specifications ( $V_{DDEH} = 5.0 \text{ V}, V_{DDE} = 1.8 \text{ V}$ )<sup>1</sup>

Spec	Pad	SRC / DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>4, 5</sup> (ns)	Load Drive (pF)
			26	15	50
1		11	82	60	200
	Clow bigh voltage (CLI)	01	75	40	50
	Slow high voltage (SH)	01	137	80	200
		00	377	200	50
		00	476	260	200
		11	16	8	50
			43	30	200
2	Madium bigh voltage (MU)	01	34	15	50
2	Medium high voltage (MH)	01	61	35	200
		00	192	100	50
		00	239	125	200

Spec	Pad	SRC / DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>4, 5</sup> (ns)	Load Drive (pF)
	00 01 01		2.7	10	
3		01	3.1	2.5	20
3	Fast	10	3.1	2.4	30
		11		2.3	50
4	Pullup/down (3.6 V max)	—	_	7500	50
5	Pullup/down (5.5 V max)	—	_	9000	50

Table 17. Pad AC Specifications ( $V_{DDEH} = 5.0 \text{ V}$ ,  $V_{DDE} = 1.8 \text{ V}$ )<sup>1</sup> (continued)

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 $V_{DD}$  = 1.35–1.65 V;  $V_{DDE}$  = 1.62–1.98 V;  $V_{DDEH}$  = 4.5–5.25 V;  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0–3.6 V; and  $T_A$  =  $T_L$  to  $T_H$ .

<sup>2</sup> This parameter is supplied for reference and is guaranteed by design (not tested).

<sup>3</sup> The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.

<sup>4</sup> The output delay and rise and fall are measured to 20% or 80% of the respective signal.

<sup>5</sup> This parameter is guaranteed by characterization rather than 100% tested.

Spec	Pad	SRC/DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>3, 5</sup> (ns)	Load Drive (pF)
		11	39	23	50
			120	87	200
1	Slow high voltage (SH)	01	101	52	50
I	Slow high voltage (SH)	01	188	111	200
		00	507	248	50
		00	597	312	200
	2 Medium high voltage (MH)	11	23	12	50
			64	44	200
2		01	50	22	50
2	Medium nigh voltage (Min)	01	90	50	200
		00	261	123	50
		00	305	156	200
		00		2.4	10
3	Fast	01	3.2	2.2	20
3	Γαδι	10	0.2	2.1	30
		11	1	2.1	50
4	Pullup/down (3.6 V max)	—	—	7500	50
5	Pullup/down (5.5 V max)	—	—	9500	50

Table 18. Derated Pad AC Specifications ( $V_{DDEH} = 3.3 \text{ V}, V_{DDE} = 3.3 \text{ V}$ )<sup>1</sup>

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 $V_{DD}$  = 1.35–1.65 V;  $V_{DDE}$  = 3.0–3.6 V;  $V_{DDEH}$  = 3.0–3.6 V;  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0–3.6 V; and  $T_A = T_L$  to  $T_H$ . <sup>2</sup> This parameter is supplied for reference and guaranteed by design (not tested).

- $^3\,$  The output delay, and the rise and fall, are calculated to 20% or 80% of the respective signal.
- <sup>4</sup> The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.
- <sup>5</sup> This parameter is guaranteed by characterization rather than 100% tested.




Figure 4. Pad Output Delay

### 3.13 AC Timing


### 3.13.1 Reset and Configuration Pin Timing

### Table 19. Reset and Configuration Pin Timing <sup>1</sup>

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	RESET pulse width	t <sub>RPW</sub>	10	_	t <sub>CYC</sub>
2	RESET glitch detect pulse width	t <sub>GPW</sub>	2	_	t <sub>CYC</sub>
3	PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid	t <sub>RCSU</sub>	10	_	t <sub>CYC</sub>
4	PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid	t <sub>RCH</sub>	0	_	t <sub>CYC</sub>

<sup>1</sup> Reset timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ .

**Electrical Characteristics** 




# 3.13.2 IEEE 1149.1 Interface Timing

Table 20. JTAG Pin AC Electrical Characte	eristics <sup>1</sup>
---	-----------------------

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	TCK cycle time	t <sub>JCYC</sub>	100	—	ns
2	TCK clock pulse width (measured at $V_{DDE} \div 2$ )	t <sub>JDC</sub>	40	60	ns
3	TCK rise and fall times (40% to 70%)	t <sub>TCKRISE</sub>	—	3	ns
4	TMS, TDI data setup time	t <sub>TMSS</sub> , t <sub>TDIS</sub>	5	—	ns
5	TMS, TDI data hold time	t <sub>TMSH</sub> , t <sub>TDIH</sub>	25	—	ns
6	TCK low to TDO data valid	t <sub>TDOV</sub>	—	20	ns
7	TCK low to TDO data invalid	t <sub>TDOI</sub>	0	—	ns
8	TCK low to TDO high impedance	t <sub>TDOHZ</sub>	—	20	ns
9	JCOMP assertion time	t <sub>JCMPPW</sub>	100	—	ns
10	JCOMP setup time to TCK low	t <sub>JCMPS</sub>	40	—	ns
11	TCK falling-edge to output valid	t <sub>BSDV</sub>	—	50	ns
12	TCK falling-edge to output valid out of high impedance	t <sub>BSDVZ</sub>	—	50	ns
13	TCK falling-edge to output high impedance (Hi-Z)	t <sub>BSDHZ</sub>	—	50	ns
14	Boundary scan input valid to TCK rising-edge	t <sub>BSDST</sub>	50	—	ns
15	TCK rising-edge to boundary scan input invalid	t <sub>BSDHT</sub>	50	—	ns

<sup>1</sup> These specifications apply to JTAG boundary scan only. JTAG timing specified at:  $V_{DDE} = 3.0-3.6$  V and  $T_A = T_L$  to  $T_H$ . Refer to Table 21 for Nexus specifications.

**Electrical Characteristics** 




TDO

Figure 7. JTAG Test Access Port Timing

MPC5553 Microcontroller Data Sheet, Rev. 3.0

**Electrical Characteristics** 



**Electrical Characteristics** 




Figure 9. JTAG Boundary Scan Timing

# 3.13.3 Nexus Timing

Table 21	. Nexus	Debug	Port	Timing	1
----------	---------	-------	------	--------	---

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	MCKO cycle time	t <sub>MCYC</sub>	1 <sup>2</sup>	8	t <sub>CYC</sub>
2	MCKO duty cycle	t <sub>MDC</sub>	40	60	%
3	MCKO low to MDO data valid <sup>3</sup>	t <sub>MDOV</sub>	-1.5	3.0	ns
4	MCKO low to MSEO data valid <sup>3</sup>	t <sub>MSEOV</sub>	-1.5	3.0	ns
5	MCKO low to EVTO data valid <sup>3</sup>	t <sub>EVTOV</sub>	-1.5	3.0	ns
6	EVTI pulse width	t <sub>EVTIPW</sub>	4.0	_	t <sub>TCYC</sub>
7	EVTO pulse width	t <sub>EVTOPW</sub>	1	_	t <sub>MCYC</sub>
8	TCK cycle time	t <sub>TCYC</sub>	4 <sup>4</sup>	—	t <sub>CYC</sub>
9	TCK duty cycle	t <sub>TDC</sub>	40	60	%

Spec	Characteristic	Symbol	Min.	Max.	Unit
10	TDI, TMS data setup time	t <sub>NTDIS</sub> , t <sub>NTMSS</sub>	8	_	ns
11	TDI, TMS data hold time	t <sub>NTDIH</sub> , t <sub>NTMSH</sub>	5	-	ns
	TCK low to TDO data valid	t <sub>JOV</sub>			
12	V <sub>DDE</sub> = 2.25–3.0 V		0	12	ns
	V <sub>DDE</sub> = 3.0–3.6 V		0	10	ns
13	RDY valid to MCKO <sup>5</sup>	—			—

 Table 21. Nexus Debug Port Timing <sup>1</sup> (continued)

<sup>1</sup> JTAG specifications apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V<sub>DD</sub> = 1.35–1.65 V, V<sub>DDE</sub> = 2.25–3.6 V, V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0–3.6 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and CL = 30 pF with DSC = 0b10.

- <sup>2</sup> The Nexus AUX port runs up to 82 MHz. Set NPC\_PCR[MCKO\_DIV] to divide-by-two if the system frequency is greater than 82 MHz.
- $^{3}$  MDO,  $\overline{\text{MSEO}}$ , and  $\overline{\text{EVTO}}$  data is held valid until the next MCKO low cycle occurs.
- <sup>4</sup> Limit the maximum frequency to approximately 16 MHz ( $V_{DDE} = 2.25 3.0 \text{ V}$ ) or 20 MHz ( $V_{DDE} = 3.0 3.6 \text{ V}$ ) to meet the timing specification for  $t_{JOV}$  of [0.2 x  $t_{JCYC}$ ] as outlined in the IEEE-ISTO 5001-2003 specification.
- <sup>5</sup> The RDY pin timing is asynchronous to MCKO and is guaranteed by design to function correctly.




Figure 10. Nexus Output Timing

**Electrical Characteristics** 




Figure 11. Nexus TDI, TMS, TDO Timing

### 3.13.4 External Bus Interface (EBI) Timing

Table 22 lists the timing information for the external bus interface (EBI).

	Characteristic and Description	External Bus Frequency <sup>2, 3</sup>									
Spec		Symbol	40 MHz		56 MHz		66 MHz		Unit	Notes	
			Min.	Max.	Min.	Max.	Min.	Max.			
1	CLKOUT period	Т <sub>С</sub>	24.4	_	17.5	_	15.2	_	ns	Signals are measured at 50% V <sub>DDE</sub> .	
2	CLKOUT duty cycle	t <sub>CDC</sub>	45%	55%	45%	55%	45%	55%	Т <sub>С</sub>		
3	CLKOUT rise time	t <sub>CRT</sub>	—	4		4	—	4	ns		
4	CLKOUT fall time	t <sub>CFT</sub>	_	_4	_	_4	—	4	ns		
5	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) External bus interface CS[0:3] ADDR[8:31] DATA[0:31] <sup>5</sup> BDIP OE RD_WR TA TEA <sup>6</sup> TS WE/BE[0:3] <sup>7</sup>	<sup>t</sup> сон	1.0 <sup>8</sup> 1.5		1.0 <sup>8</sup> 1.5		1.0 <sup>8</sup> 1.5	_	ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.	
	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) Calibration bus interface CAL_CS[0, 2:3] CAL_ADDR[10:11, 27:30] CAL_DATA[0:15] CAL_WE/BE[0:1]	tссон	1.0 <sup>8</sup> 1.5		1.0 <sup>8</sup> 1.5		1.0 <sup>8</sup> 1.5		ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.	
6	CLKOUT positive edge to output signal <i>valid</i> (output delay) External bus interface $\overline{CS}[0:3]$ ADDR[8:31] DATA[0:31] <sup>5</sup> BDIP $\overline{OE}$ RD_WR TA TEA <sup>6</sup> TS WE/BE[0:3] <sup>7</sup>	tcov	_	10.0 <sup>8</sup> 11.0		7.5 <sup>8</sup> 8.5		6.0 <sup>8</sup> 7.0	ns	EBTS = 0 EBTS = 1 Output valid time selectable via SIU_ECCR [EBTS] bit.	

### Table 22. Bus Operation Timing<sup>1</sup>

Spec	Characteristic and Description		External Bus Frequency <sup>2, 3</sup>								
		Symbol	40 MHz		56 MHz		66 MHz		Unit	Notes	
			Min.	Max.	Min.	Max.	Min.	Max.			
	CLKOUT positive edge to output signal valid (output delay)	tccov	_	11.0 <sup>8</sup> 12.0	_	8.5 <sup>8</sup> 9.5	_	7.0 <sup>8</sup> 8.0	ns	EBTS = 0 EBTS = 1	
6a	Calibration bus interface CAL_CS[0, 2:3] CAL_ADDR[10:11, 27:30] CAL_DATA[0:15] CAL_WE/BE[0:1]			12.0				0.0		Output valid time selectable via SIU_ECCR [EBTS] bit.	
7	Input signal <i>valid</i> to CLKOUT positive edge (setup time) External bus interface ADDR[8:31] DATA[0:31] <sup>5</sup> RD_WR TA TEA <sup>6</sup> TS	t <sub>CIS</sub>	10.0		7.0		5.0		ns		
	Input signal valid to CLKOUT positive edge (setup time) Calibration bus interface CAL_ADDR[10:11, 27:30] CAL_DATA[0:15]	t <sub>CCIS</sub>	11.0		8.0	_	6.0	_	ns		
8	CLKOUT positive edge to input signal <i>invalid</i> (hold time) External bus interface ADDR[8:31] DATA[0:31] <sup>5</sup> RD_WR TA TA TEA <sup>6</sup> TS	<sup>t</sup> сін	1.0		1.0		1.0		ns		
	CLKOUT positive edge to input signal <i>invalid</i> (hold time) Calibration bus interface CAL_ADDR[10:11, 27:30] CAL_DATA[0:15]	<sup>t</sup> ссін	1.0	_	1.0	_	1.0	_	ns		

### Table 22. Bus Operation Timing<sup>1</sup> (continued)

<sup>1</sup> EBI timing specified at:  $V_{DDE} = 1.6-3.6$  V (unless stated otherwise);  $T_A = T_L$  to  $T_H$ ; and CL = 30 pF with DSC = 0b10.

<sup>2</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

<sup>3</sup> The external bus is limited to half the speed of the internal bus.

<sup>4</sup> Refer to fast pad timing in Table 17 and Table 18 (different values for 1.8 V and 3.3 V).


<sup>5</sup> Due to pin limitations, the DATA[16:31] signals are not available on the 324 package.

MPC5553 Microcontroller Data Sheet, Rev. 3.0

<sup>6</sup> Due to pin limitations, the  $\overline{\text{TEA}}$  signal is not available on the 324 package.

<sup>7</sup> Due to pin limitations, the  $\overline{\text{WE/BE}}$ [2:3] signals are not available on the 324 package.

<sup>8</sup> EBTS = 0 timings are tested and valid at  $V_{DDE}$  = 2.25–3.6 V only; EBTS = 1 timings are tested and valid at  $V_{DDE}$  = 1.6–3.6 V.



6 Output  $V_{DDE} \div 2$ 



MPC5553 Microcontroller Data Sheet, Rev. 3.0

signal




Figure 14. Synchronous Input Timing

#### 3.13.5 **External Interrupt Timing (IRQ Signals)**

### Table 23. External Interrupt Timing <sup>1</sup>

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	IRQ pulse-width low	t <sub>IPWL</sub>	3	_	t <sub>CYC</sub>
2	IRQ pulse-width high	T <sub>IPWH</sub>	3	_	t <sub>CYC</sub>
3	IRQ edge-to-edge time <sup>2</sup>	t <sub>ICYC</sub>	6		t <sub>CYC</sub>

<sup>1</sup> IRQ timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ . <sup>2</sup> Applies when IRQ signals are configured for rising-edge or falling-edge events, but not both.




Figure 15. External Interrupt Timing

### 3.13.6 eTPU Timing

Table 24. eTPU Timing <sup>1</sup>

Spec	Characteristic	Symbol	Min.	Мах	Unit
1	eTPU input channel pulse width	t <sub>ICPW</sub>	4	_	t <sub>CYC</sub>
2	eTPU output channel pulse width	t <sub>OCPW</sub>	2 <sup>2</sup>		t <sub>CYC</sub>

<sup>1</sup> eTPU timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 16. eTPU Timing

## 3.13.7 eMIOS Timing

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	eMIOS input pulse width	t <sub>MIPW</sub>	4	_	t <sub>CYC</sub>
2	eMIOS output pulse width	t <sub>MOPW</sub>	1 <sup>2</sup>	_	t <sub>CYC</sub>

Table 25. eMIOS Timing <sup>1</sup>

<sup>1</sup> eMIOS timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control field (SRC) in the pad configuration register (PCR).




Figure 17. eMIOS Timing

## 3.13.8 DSPI Timing

### Table 26. DSPI Timing<sup>1, 2</sup>

Spec	Characteristic	Symbol	80 I	MHz	112	MHz	132	MHz	Unit
opee	onaraoteristic	Cymbol	Min.	Max.	Min.	Max.	Min.	Max.	
1	SCK cycle time <sup>3, 4</sup>	t <sub>SCK</sub>	24.4 ns	2.9 ms	17.5 ns	2.1 ms	15.2 ns	1.7 ms	—
2	PCS to SCK delay <sup>5</sup>	t <sub>CSC</sub>	23	_	15	_	13	—	ns
3	After SCK delay <sup>6</sup>	t <sub>ASC</sub>	22	_	14	_	12	—	ns
4	SCK duty cycle	t <sub>SDC</sub>	(t <sub>SCK</sub> ÷ 2) – 2 ns	(t <sub>SCK</sub> ÷ 2) + 2 ns	(t <sub>SCK</sub> ÷ 2) – 2 ns	(t <sub>SCK</sub> ÷ 2) + 2 ns	(t <sub>SCK</sub> ÷ 2) – 2 ns	(t <sub>SCK</sub> ÷ 2) + 2 ns	ns
5	Slave access time (SS active to SOUT driven)	t <sub>A</sub>		25	_	25	—	25	ns
6	Slave SOUT disable time (SS inactive to SOUT Hi-Z, or invalid)	t <sub>DIS</sub>	_	25	_	25	_	25	ns
7	PCS <i>x</i> to PCSS time	t <sub>PCSC</sub>	4		4	—	4	—	ns
8	PCSS to PCS <i>x</i> time	t <sub>PASC</sub>	5		5	_	5	—	ns

Spec	Characteristic	Symbol	80	MHz	112	MHz	132	MHz	Unit
Spec	Characteristic	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	
9	Data setup time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = $0$ ) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>SUI</sub>	20 2 4 20	 	20 2 3 20	 	20 2 6 20	 	ns ns ns ns
10	Data hold time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>HI</sub>	4 7 21 4		-4 7 14 -4		-4 7 12 -4	  	ns ns ns ns
11	Data valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>SUO</sub>		5 25 18 5		5 25 14 5		5 25 13 5	ns ns ns ns
12	Data hold time for outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>HO</sub>	5 5.5 8 5		-5 5.5 4 -5	 	-5 5.5 3 -5	 	ns ns ns ns

### Table 26. DSPI Timing<sup>1, 2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: V<sub>DDEH</sub> = 3.0–5.5 V;T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

<sup>3</sup> The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated using the SMPL\_PT field in DSPI\_MCR set to 0b10.




Figure 18. DSPI Classic SPI Timing—Master, CPHA = 0




Figure 19. DSPI Classic SPI Timing—Master, CPHA = 1




Figure 20. DSPI Classic SPI Timing—Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing—Slave, CPHA = 1




Figure 22. DSPI Modified Transfer Format Timing—Master, CPHA = 0




Figure 23. DSPI Modified Transfer Format Timing—Master, CPHA = 1




Figure 24. DSPI Modified Transfer Format Timing—Slave, CPHA = 0




Figure 25. DSPI Modified Transfer Format Timing—Slave, CPHA = 1




Figure 26. DSPI PCS Strobe (PCSS) Timing

## 3.13.9 eQADC SSI Timing

Table 27. EQADC SSI Timing Characteristics	
--	--

Spec	Rating	Symbol	Minimum	Typical	Maximum	Unit
2	FCK period ( $t_{FCK} = 1 \div f_{FCK}$ ) <sup>1, 2</sup>	t <sub>FCK</sub>	2	—	17	t <sub>SYS_CLK</sub>
3	Clock (FCK) high time	t <sub>FCKHT</sub>	t <sub>SYS_CLK</sub> – 6.5	_	$9 \times (t_{SYS\_CLK} + 6.5)$	ns
4	Clock (FCK) low time	t <sub>FCKLT</sub>	t <sub>SYS_CLK</sub> – 6.5	—	$8 \times (t_{SYS\_CLK} + 6.5)$	ns
5	SDS lead / lag time	t <sub>SDS_LL</sub>	-7.5	—	+7.5	ns
6	SDO lead / lag time	t <sub>SDO_LL</sub>	-7.5	—	+7.5	ns
7	EQADC data setup time (inputs)	t <sub>EQ_SU</sub>	22	—	_	ns
8	EQADC data hold time (inputs)	t <sub>EQ_HO</sub>	1		_	ns

<sup>1</sup>  $\overline{SS}$  timing specified at V<sub>DDEH</sub> = 3.0–5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and CL = 25 pF with SRC = 0b11. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

<sup>2</sup> FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.




Figure 27. EQADC SSI Timing

## 3.14 Fast Ethernet AC Timing Specifications

Media Independent Interface (MII) Fast Ethernet Controller (FEC) signals use transistor-to-transistor logic (TTL) signal levels compatible with devices operating at 3.3 V. The timing specifications for the MII FEC signals are independent of the system clock frequency (part speed designation).

## 3.14.1 MII FEC Receive Signal Timing FEC\_RXD[3:0], FEC\_RX\_DV, FEC\_RX\_ER, and FEC\_RX\_CLK

The receive functions correctly up to an FEC\_RX\_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. The processor clock frequency must exceed four times the FEC\_RX\_CLK frequency.

Table 28 lists MII FEC receive channel timings.

Spec	Characteristic	Min.	Max	Unit
1	FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup	5	_	ns
2	FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold	5	_	ns
3	FEC_RX_CLK pulse-width high	35%	65%	FEC_RX_CLK period
4	FEC_RX_CLK pulse-width low	35%	65%	FEC_RX_CLK period

Table 28. MII FEC Receive Signal Timing

Figure 28 shows MII FEC receive signal timings listed in Table 28.




Figure 28. MII FEC Receive Signal Timing Diagram

## 3.14.2 MII FEC Transmit Signal Timing FEC\_TXD[3:0], FEC\_TX\_EN, FEC\_TX\_ER, FEC\_TX\_CLK

The transmitter functions correctly up to the FEC\_TX\_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed twice the FEC\_TX\_CLK frequency.

The transmit outputs (FEC\_TXD[3:0], FEC\_TX\_EN, FEC\_TX\_ER) can be programmed to transition from either the rising- or falling-edge of TX\_CLK, and the timing is the same in either case. These options allow the use of non-compliant MII PHYs.

Refer to the Fast Ethernet Controller (FEC) chapter of the device reference manual for details of this option and how to enable it.

Table 29 lists MII FEC transmit channel timings.

Spec	Characteristic	Min.	Max	Unit
5	FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER invalid	5	—	ns
6	FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER valid	—	25	ns
7	FEC_TX_CLK pulse-width high	35%	65%	FEC_TX_CLK period
8	FEC_TX_CLK pulse-width low	35%	65%	FEC_TX_CLK period

Table 29. MII FEC Transmit Signal Timing

Figure 29 shows MII FEC transmit signal timings listed in Table 29.




Figure 29. MII FEC Transmit Signal Timing Diagram

## 3.14.3 MII FEC Asynchronous Inputs Signal Timing FEC\_CRS and FEC\_COL

Table 30 lists MII FEC asynchronous input signal timing.

### Table 30. MII FEC Asynchronous Inputs Signal Timing

Spec	Characteristic	Min.	Max	Unit
9	FEC_CRS, FEC_COL minimum pulse width	1.5		FEC_TX_CLK period

Figure 30 shows MII FEC asynchronous input timing listed in Table 30.



Figure 30. MII FEC Asynchronous Inputs Timing Diagram

### 3.14.4 MII FEC Serial Management Channel Timing FEC\_MDIO and FEC\_MDC

Table 31 lists MII FEC serial management channel timing. The FEC functions correctly with a maximum FEC\_MDC frequency of 2.5 MHz.

Spec	Characteristic	Min.	Max	Unit
10	FEC_MDC falling-edge to FEC_MDIO output invalid (minimum propagation delay)	0		ns
11	FEC_MDC falling-edge to FEC_MDIO output valid (maximum propagation delay)	—	25	ns
12	FEC_MDIO (input) to FEC_MDC rising-edge setup	10	_	ns
13	FEC_MDIO (input) to FEC_MDC rising-edge hold	0		ns
14	FEC_MDC pulse-width high	40%	60%	FEC_MDC period
15	FEC_MDC pulse-width low	40%	60%	FEC_MDC period

Table 31. MII FEC Serial Management Channel Timing

Figure 31 shows MII FEC serial management channel timing listed in Table 31.




Figure 31. MII FEC Serial Management Channel Timing Diagram

# 4 Mechanicals

## 4.1 MPC5553 208 MAP BGA Pinout

Figure 32 is a pinout for the MPC5553 208 MAP BGA package.

NOTES

 $V_{DDEH10}$  and  $V_{DDEH6}$  are connected internally on the 208-ball package and are listed as  $V_{DDEH6}.$ 

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
А	VSS	AN9	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	VSSA0	AN12	MDO2	MDO0	VDD33	VSS	A
В	VDD	VSS	AN38	AN21	AN0	AN4	REF BYPC	AN22	AN25	AN28	VDDA0	AN13	MDO3	MDO1	VSS	VDD	в
С	VSTBY	VDD	VSS	AN17	AN34	AN16	AN3	AN7	AN23	AN32	AN33	AN14	AN15	VSS	MSEO0	ТСК	с
D	VDD33	AN39	VDD	VSS	AN18	AN2	AN6	AN24	AN30	AN31	AN35	VDDEH 9	VSS	TMS	EVTO	TEST	D
Е	ETPUA 30	ETPUA 31	AN37	VDD									VDDE7	TDI	EVTI	MSEO1	Е
F	ETPUA 28	ETPUA 29	ETPUA 26	AN36									VDDEH 6	TDO	МСКО	JCOMP	F
G	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21			VSS	VSS	VSS	VSS			SOUTB	PCSB3	SINB	PCSB0	G
Н	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18			VSS	VSS	VSS	VSS			PCSA3	PCSB4	PCSB2	PCSB1	н
J	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13			VSS	VSS	VSS	VSS			PCSB5	TXDA	PCSA2	SCKB	J
К	ETPUA 16	ETPUA 15	ETPUA 7	VDDEH 1			VSS	VSS	VSS	VSS			CNTXC	RXDA	RSTOUT	VPP	к
L	ETPUA 12	ETPUA 11	ETPUA 6	TCRCLK A									TXDB	CNRXC	WKP CFG	RESET	L
М	ETPUA 10	ETPUA 9	ETPUA 1	ETPUA 5									RXDB	PLL CFG0	BOOT CFG1	VSS SYN	М
Ν	ETPUA 8	ETPUA 4	ETPUA 0	VSS	VDD	VDD33	EMIOS 2	EMIOS 10	VDDEH 4	EMIOS 12	EMIOS 21	VDD33	VSS	VRC CTL	PLL CFG1	EXTAL	N
Ρ	ETPUA 3	ETPUA 2	VSS	VDD	GPIO 207	VDDE2	EMIOS 6	EMIOS 8	EMIOS 16	EMIOS 17	EMIOS 22	CNTXA	VDD	VSS	VRC33	XTAL	Ρ
R	CS0	VSS	VDD	GPIO 206	EMIOS 4	EMIOS 3	EMIOS 9	EMIOS 11	EMIOS 14	EMIOS 19	EMIOS 23	CNRXA	CNRXB	VDD	VSS	VDD SYN	R
т	VSS	VDD	OE	EMIOS 0	EMIOS 1	EMIOS 5	EMIOS 7	EMIOS 13	EMIOS 15	EMIOS 18	EMIOS 20	CNTXB	VDDE5	ENG CLK	VDD	VSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 32. MPC5553 208 Package

## 4.2 MPC5553 324 PBGA Pinout

Figure 33 is a pinout for the MPC5553 324 PBGA package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
А	VSS	VDD	VSTBY	AN37	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	AN28	AN35	VSSA0	AN12	MDO11	MDO10	MDO8	VDD	VDD33	VSS	A
В	VDD33	VSS	VDD	AN36	AN39	AN19	AN16	AN0	AN4	REF BYPC	AN23	AN26	AN31	AN32	VSSA0	AN13	MDO9	MDO7	MDO4	MDO0	VSS	VDDE7	В
С	ETPUA 30	ETPUA 31	VSS	VDD	AN8	AN17	AN20	AN21	AN3	AN7	AN22	AN25	AN30	AN33	VDDA0	AN14	MDO5	MDO2	MDO1	VSS	VDDE7	VDD	с
D	ETPUA 28	ETPUA 29	ETPUA 26	VSS	VDD	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDDEH 9	AN15	MDO6	MDO3	VSS	VDDE7	тск	TDI	D
Е	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21															VDDE7	TMS	TDO	TEST	Е
F	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18															VDDE7	JCOMP	EVTI	EVTO	F
G	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13															RDY	мско	MSEO0	MSEO1	G
н	ETPUA 16	ETPUA 15	ETPUA 10	VDDEH 1															VDDEH 10	GPIO 203	GPIO 204	SINB	н
J	ETPUA 12	ETPUA 11	ETPUA 6	ETPUA 9					VSS	VSS	VSS	VSS	VSS	VDDE7					SOUTB	PCSB3	PCSB0	PCSB1	J
к	ETPUA 8	ETPUA 7	ETPUA 2	ETPUA 5					VSS	VSS	VSS	VSS	VSS	VSS					PCSA3	PCSB4	SCKB	PCSB2	К
L	ETPUA 4	ETPUA 3	ETPUA 0	ETPUA 1					VSS	VSS	VSS	VSS	VSS	VSS					PCSB5	SOUTA	SINA	SCKA	L
М	BDIP	TCRCLK A	CS1	CS0					VDDE2	VDDE2	VSS	VSS	VSS	VSS					PCSA1	PCSA0	PCSA2	VPP	М
Ν	CS3	CS2	WE1	WE0					VSS	VSS	VDDE2	VSS	VSS	VSS					PCSA4	TXDA	PCSA5	VFLASH	Ν
Ρ	ADDR 16	ADDR 17	RD_WR	VDD33					VSS	VSS	VDDE2	VSS	VSS	VSS					CNTXC	RXDA	RSTOUT	RST CFG	Ρ
R	ADDR 18	ADDR 19	VDDE2	TA															WKP CFG	CNRXC	TXDB	RESET	R
т	ADDR 20	ADDR 21	ADDR 12	TS	Nc	ote:	NC	No c	onnec	t. Res	erved	(W18	& Y19	are s	horted	to ea	ch oth	er)	RXDB	BOOT CFG1	VRC VSS	VSS SYN	т
U	ADDR 22	ADDR 23	ADDR 13	ADDR 14				110 0	0111100		orrou	(1110	a 110		nontou			01)	VDDEH 6	PLL CFG1	BOOT CFG0	EXTAL	U
V	ADDR 24	ADDR 25	ADDR 15	ADDR 31															VDD	VRC CTL	PLL CFG0	XTAL	V
W	ADDR 26	VDDE2	ADDR 30	VSS	VDD	VDDE2		VDDE2	DATA 11	DATA 12	DATA 14	EMIOS 2	8	4	12	EMIOS 21	VDDE5	NC	VSS	VDD	VRC33	VDD SYN	W
Y	ADDR 28	ADDR 27	VSS	VDD	VDDE2	DATA 8	DATA 9	DATA 10	GPIO 207	DATA 13	DATA 15	EMIOS 6	EMIOS 10	EMIOS 15	EMIOS 17	EMIOS 22	CNTXA	VDDE5	NC	VSS	VDD	VDD33	Y
AA	ADDR 29	VSS	VDD	VDDE2	DATA 1	VDDE2	GPIO 206	DATA 5	DATA 7	VDDE2	EMIOS 3	EMIOS 5	EMIOS 9	EMIOS 13	EMIOS 16	EMIOS 19	EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AA
AB	VSS	VDD	VDDE2	DATA 0	DATA 2	DATA 3	DATA 4	DATA 6	OE	0	EMIOS 1	4	7	EMIOS 11	14	18	EMIOS 20		CNRXB		ENG CLK	VSS	AB
	1	2	3	4	5	6	7	8	9	10		12	13	14	15	16	17	18	19	20	21	22	

Figure 33. MPC5553 324 Package

## 4.3 MPC5553 416 PBGA Pinout

Figure 34, Figure 35, and Figure 35 show the pinout for the MPC5553 416 PBGA package. While the MPC5553 and the MPC5554/MPC5565/MPC5566 are pin-compatible, the MPC5553 BGA is shown to highlight the balls that are not connected to any signal on the MPC5553 (eTPUB[0:31] and TSIZ[0:1]). The alternate Fast Ethernet Controller (FEC) signals that are multiplexed with the data bus are not shown for the MPC5553.

### NOTE

Some pins have names that include functions that are not available on all MPC55*xx* devices. For example, ball R25 of the 416 BGA package is named 'SINA,' but the MPC5553 does not have a DSPI A module. In this case, the SINA pin can only be used for its alternate functions of GPIO[94] or PCSC[2]. Refer to the specific device Reference Manual for functions available on each device.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	_
А	VSS	VSTBY	AN37	AN11	VDDA1	AN16	AN1	AN5	VRH	AN23	AN27	AN28	AN35	VSSA0	AN15	ETRIG 1	NC_1	NC_2	NC_3	NC_4	GPIO 205	MDO11	MDO8	VDD	VDD33	VSS	А
В	VDD	VSS	AN36	AN39	AN19	AN20	AN0	AN4	REF BYPC	AN22	AN26	AN31	AN32	VSSA0	AN14	ETRIG 0	NC_5	NC_6	NC_7	NC_8	MDO10	MDO7	MDO4	MDO0	VSS	VDDE7	в
С	VDD33	VDD	VSS	AN8	AN17	VSSA1	AN21	AN3	AN7	VRL	AN25	AN30	AN33	VDDA0	AN13	NC_9	NC_10	NC_11	NC_12	MDO9	MDO6	MDO3	MDO1	VSS	VDDE7	VDD	с
D	ETPUA 30	ETPUA 31	VDD	VSS	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDDEH 9	AN12	NC_13	NC_14	NC_15	NC_16	MDO5	MDO2	VDDEH	VSS	VDDE7	TCK	TDI	D
E	ETPUA 28	ETPUA 29	VDDEH	VDD																			VDDE7	TMS	TDO	TEST	Е
F	ETPUA 24	ETPUA 27	ETPUA 26	VDDEH																			MSEO0	JCOMP	EVTI	EVTO	F
G	ETPUA 23	ETPUA 22	ETPUA 25	ETPUA 21																			MSEO1	мско	GPIO 204	NC_17	G
н	ETPUA 20	ETPUA 19	ETPUA 18	ETPUA 17																			RDY	GPIO 203	NC_18	NC_19	н
J			ETPUA 14	ETPUA 13																			VDDEH		NC_21	NC_22	J
к			ETPUA 10	ETPUA 9						VSS	VSS	VSS	VSS	VDDE7	VDDE7	VDDE7	VDDE7							NC_24	NC_25	NC_26	к
L			ETPUA 6							VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDE7						NC_27	NC_28	NC_29	NC_30	L
м	•			ETPUA						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VDDE7						NC_31	NC_32	NC_33	SINB	м
N	BDIP	TEA	ETPUA 0	TCRCLK						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VDDE7						SOUTB	PCSB3	PCSB0	PCSB1	N
Р	CS3	CS2	CS1	A CS0						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						PCSA3	PCSB4	SCKB	PCSB2	Р
R	WE3	WE2	WE1	WE0						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS							SOUTA	SINA	SCKA	
			RD_WR							VDDE2	VSS	VDDE2	VDDE2	VDDE2	VDDE2	VSS	VSS						PCSA1	PCSA0	PCSA2	VPP	т
U	ADDR	NC_35	TA	VDD33						VSS	VDDE2	VDDE2			VDDE2	VSS	VSS						PCSA4		PCSA5	-	
v	16 ADDR	ADDR	TS	ADDR						V33	VDDLZ	VUULZ	VDDLZ	VUULZ	VDDL2	V33	V33						CNTXC		RSTOUT	RST	v
	18 ADDR	17 ADDR	ADDR	8 ADDR						_	_													CNRXC	TXDB	CFG RESET	
W	20 ADDR	19 ADDR	9 ADDR	10					Note:	NC	_X N	lo con	nects	(x = 1	to 38)								WKP	BOOT			
Y	22 ADDR	21 ADDR	11 ADDR	VDDE2						NC.	_36 NC	_37	No cor	nect.	AC22	& AD2	23 rese	erved					CFG VDDEH	CFG1 PLL	VRC VSS	VSS SYN	Y
AA	24	23 ADDR	13 ADDR	12 ADDR																			6	CFG1 VRC	BOOT CFG0	EXTAL	
AB	VDDE2	25 ADDR	15 ADDR	14		DATA	DATA		DATA	DATA	DATA	DATA		DATA	DATA	EMIOS	EMIOS	EMIOS	EMIOS	VODEH			VDD	CTL	PLL CFG0	XTAL VDD	
AC	26 ADDR	27 ADDR	31	VSS	VDD DATA	26 DATA	28 DATA	VDDE2	30	31 GPIO	8 DATA	10 DATA	VDDE2 DATA	12 DATA	14	2 EMIOS	8	12 EMIOS	21 EMIOS	4	VDDE5		VSS	VDD	VRC33	SYN	AC
AD	28	30	VSS	VDD	24	25	27	DATA 29	VDD33	207	9	11	13	15	3	6	10	15	17	22	CNTXA	VDDE5		VSS	VDD	VDD33	
AE	ADDR 29	VSS	VDD	DATA 17	DATA 19	DATA 21	DATA 23	DATA 0	DATA 2	DATA 4	DATA 6	OE	BR	BG	1	5	9	13	16		EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AE
AF	VSS	VDD	DATA 16	DATA 18	VDDE2	DATA 20	DATA 22	GPIO 206	DATA 1	DATA 3	VDDE2	DATA 5	DATA 7	NC_38	EMIOS 0	EMIOS 4	7	EMIOS 11	EMIOS 14	18	EMIOS 20			VDDE5	ENG CLK	VSS	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 34. MPC5553 416 Package

### Mechanicals

	1	2	3	4	5	6	7	8	9	10	11	12	13	
А	VSS	VSTBY	AN37	AN11	VDDA1	AN16	AN1	AN5	VRH	AN23	AN27	AN28	AN35	
В	VDD	VSS	AN36	AN39	AN19	AN20	AN0	AN4	REF BYPC	AN22	AN26	AN31	AN32	
С	VDD33	VDD	VSS	AN8	AN17	VSSA1	AN21	AN3	AN7	VRL	AN25	AN30	AN33	
D	ETPUA 30	ETPUA 31	VDD	VSS	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	
E	ETPUA 28	ETPUA 29	VDDEH 1	VDD										
F	ETPUA 24	ETPUA 27	ETPUA 26	VDDEH 1										
G	ETPUA 23	ETPUA 22	ETPUA 25	ETPUA 21										
Н	ETPUA 20	ETPUA 19	ETPUA 18	ETPUA 17										
J	ETPUA 16	ETPUA 15	ETPUA 14	ETPUA 13										
К	ETPUA 12	ETPUA 11	ETPUA 10							VSS	VSS	VSS	VSS	
L	ETPUA 8	ETPUA 7	ETPUA 6	ETPUA 5						VSS	VSS	VSS	VSS	
М	ETPUA 4	ETPUA 3	ETPUA 2							VDDE2	VDDE2	VSS	VSS	
N	BDIP	TEA	ETPUA 0	TCRCLK A		VDDE2 VDDE2 VSS VSS								
Ρ	CS3	CS2	CS1	CS0						VDDE2	VDDE2	VSS	VSS	
R	WE3	WE2	WE1	WE0						VDDE2	VDDE2	VSS	VSS	
Т	VDDE2	NC_34	RD_WR	VDDE2						VDDE2	VSS	VDDE2	VDDE2	
U	ADDR 16	NC_35	TA	VDD33						VSS	VDDE2	VDDE2	VDDE2	
V	ADDR 18	ADDR 17	TS	ADDR 8										
W	ADDR 20	ADDR 19	ADDR 9	ADDR 10	Note	e: NC	_X N	o conn	ects (x	= 1 to	38)			
Y	ADDR 22	ADDR 21	ADDR 11	VDDE2		NC	_36 NC	_37 No	o conne	ect. AC	22 & A	D23 re	eserved	
AA	ADDR 24	ADDR 23	ADDR 13	ADDR 12										
AB	VDDE2	ADDR 25	ADDR 15	ADDR 14										
AC	ADDR 26	ADDR 27	ADDR 31	VSS	VDD	DATA 26	DATA 28	VDDE2	DATA 30	DATA 31	DATA 8	DATA 10	VDDE2	
AD	ADDR 28	ADDR 30	VSS	VDD	DATA 24	DATA 25	DATA 27	DATA 29	VDD33	GPIO 207	DATA 9	DATA 11	DATA 13	
AE	ADDR 29	VSS	VDD	DATA 17	DATA 19	DATA 21	DATA 23	DATA 0	DATA 2	DATA 4	DATA 6	OE	BR	
AF	VSS	VDD	DATA 16	DATA 18	VDDE2	DATA 20	DATA 22	GPIO 206	DATA 1	DATA 3	VDDE2	DATA 5	DATA 7	
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 35. MPC5553 416 Package Left Side (view 1 of 2)


14	15	16	17	18	19	20	21	22	23	24	25	26	
VSSA0	AN15	ETRIG 1	NC_1	NC_2	NC_3	NC_4	GPIO 205	MDO11	MDO8	VDD	VDD33	VSS	А
VSSA0	AN14	ETRIG 0	NC_5	NC_6	NC_7	NC_8	MDO10	MDO7	MDO4	MDO0	VSS	VDDE7	в
VDDA0	AN13	NC_9	NC_10	NC_11	NC_12	MDO9	MDO6	MDO3	MDO1	VSS	VDDE7	VDD	с
VDDEH 9	AN12	NC_13	NC_14	NC_15	NC_16	MDO5	MDO2	VDDEH 8	VSS	VDDE7	TCK	TDI	D
									VDDE7	TMS	TDO	TEST	Е
									MSEO0	JCOMP	EVTI	EVTO	F
									MSEO1	МСКО	GPIO 204	NC_17	G
									RDY	GPIO 203	NC_18	NC_19	н
									VDDEH 6	NC_20	NC_21	NC_22	J
VDDE7	VDDE7	VDDE7	VDDE7						NC_23	NC_24	NC_25	NC_26	к
VSS	VSS	VSS	VDDE7						NC_27	NC_28	NC_29	NC_30	L
VSS	VSS	VSS	VDDE7						NC_31	NC_32	NC_33	SINB	м
VSS	VSS	VSS	VDDE7						SOUTB	PCSB3	PCSB0	PCSB1	N
VSS	VSS	VSS	VSS						PCSA3	PCSB4	SCKB	PCSB2	Р
VSS	VSS	VSS	VSS						PCSB5	SOUTA	SINA	SCKA	R
VDDE2	VDDE2	VSS	VSS						PCSA1	PCSA0	PCSA2	VPP	т
VDDE2	VDDE2	VSS	VSS						PCSA4	TXDA	PCSA5	VFLASH	U
									CNTXC	RXDA	RSTOUT	RST CFG	v
									RXDB	CNRXC	TXDB	RESET	w
									WKP CFG	BOOT CFG1	VRC VSS	VSS SYN	Y
									VDDEH 6	PLL CFG1	BOOT CFG0	EXTAL	AA
									VDD	VRC CTL	PLL CFG0	XTAL	AB
DATA 12	DATA 14	EMIOS 2	EMIOS 8	EMIOS 12	EMIOS 21	VDDEH 4	VDDE5	NC_36	VSS	VDD	VRC33	VDD SYN	AC
DATA 15	EMIOS 3	EMIOS 6	EMIOS	EMIOS	EMIOS 17	EMIOS 22	CNTXA	VDDE5	NC_37	VSS	VDD	VDD33	AD
BG	EMIOS 1	EMIOS 5	EMIOS 9	EMIOS 13	EMIOS 16	EMIOS 19	EMIOS 23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AE
NC_38	EMIOS 0	EMIOS 4	EMIOS 7	EMIOS 11	EMIOS 14	EMIOS 18	EMIOS 20	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AF
14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 35. MPC5553 416 Package Right Side (view 2 of 2)

Mechanicals


## 4.4 MPC5553 208-Pin Package Dimensions

The package drawings of the MPC5553 208-pin MAP BGA are shown in Figure 36.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE	
TITLE:		DOCUMENT NO	REV: D		
208 I/O MAP BGA 17 X 17 PKG, 1-MM		CASE NUMBER	: 1159A-01	02 AUG 2005	
	i i i oi i	STANDARD: JE	DEC MO-151 AAF-1		

Figure 36. MPC5553 208-Pin Package



DETAIL K (ROTATED 90' CLOCKWISE)

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- JIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- A. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
  - PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE:		DOCUMENT NO	): 98ARS23882W	REV: D	
208 I/O MAP BG/ 17 X 17 PKG, 1-MM	CASE NUMBER	02 AUG 2005			
	1 HOH	STANDARD: JE	DEC MO-151 AAF-1		

### Figure 36. MPC5553 208 MAP BGA Package (continued)

MPC5553 Microcontroller Data Sheet, Rev. 3.0

5

Mechanicals

## 4.5 MPC5553 324-Pin Package Dimensions

The package drawings of the MPC5553 324-pin TEPBGA package are shown in Figure 37.




Figure 37. MPC5553 324 TEPBGA Package


NOTES:							
1. ALL DIMENSIONS IN MILLIMETERS.							
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.							
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.							
4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.							
5. PARALLELISM MEASUREMENT SHALL EXCLUDE OF PACKAGE.	ANY EFFECT C	OF MARK ON TOP SUR	FACE				
ALL RIGHTS RESERVED.		PRINT VERSION NO					
TITLE: PBGA, 324 I/O, 23 X 23 PKG,		: 98ASS23840W	REV: D				
1 MM PITCH (OMPAC)	CASE NUMBER	DEC MS-034 AAJ-1	26 APR 2006				
	I STARDARD. JEI	010 M0-004 AA0-1					

### Figure 37. MPC5553 324 TEPBGA Package (continued)


Mechanicals

## 4.6 MPC5553 416-Pin Package Dimensions

The package drawings of the MPC5553 416 pin TEPBGA package are shown in Figure 38.



FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 416 I/O, PBGA		DOCUMENT NO	): 98ARE10523D	REV: A
27 X 27 PKG,		CASE NUMBER	: 1494-01	13 JUL 2005
1 MM PITCH (OMPAC	;)	STANDARD: JE	DEC MS-034 AAL-1	



NOTES:

4

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	CHANICAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 416 I/O, PBGA	DOCUMENT NO	D: 98ARE10523D	REV: A
27 X 27 PKG,	CASE NUMBER	R: 1494-01	13 JUL 2005
1 MM PITCH (OMPAC)	STANDARD: JE	DEC MS-034 AAL-1	

### Figure 38. MPC5553 416 TEPBGA Package (continued)

# 5 Revision History for the MPC5553 Data Sheet

The history of revisions made to this data sheet are described in this section. The changes are divided into each revision of this document.

The substantive changes incorporated in MPC5553 Data Sheet Rev. 2.0 to produce Rev. 3.0 are:

- Global and text changes
- Table and figure changes

Within each group, the changes are listed in sequential page number order.

## 5.1 Information Changed Between Revisions 2.0 and 3.0

The following table lists the global changes incorporated throughout the document, and substantive text changes made to paragraphs.

Location	Description of Change
Global Cha	Inges
	<ul> <li>Starting at the third paragraph and throughout the document, replaced:</li> <li>kilobytes with KB</li> <li>megabytes with MB</li> <li>Changed WE[0:1]/BE[0:1] to WE/BE[0:1].</li> <li>First paragraph, text changed from " based on the PowerPC Book E architecture" to "built on the Power Architecture embedded technology."</li> <li>Second paragraph: Changed terminology from PowerPC Book E architecture to Power Architecture terminology.</li> <li>Put overbars on the following signals: BDIP, OE, TA, TS, TEA</li> </ul>
Section 1,	<i>"Overview</i> ":
	<ul> <li>Added the sentence directly preceding Table 1: 'Unless noted in this data sheet, all specifications apply from T<sub>L</sub> to T<sub>H</sub>.'</li> <li>First paragraph, text changed from " based on the PowerPC Book E architecture" to "built on the Power Architecture embedded technology."</li> <li>Second paragraph: Changed terminology from PowerPC Book E architecture to Power Architecture terminology</li> </ul>
3.7.1, 3.7.2	2 and 3.7.3: Reordered sections resulting in the following order and section renumbering:
	<ul> <li>Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33," then</li> <li>Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," then</li> <li>Section 3.7.3, "Power-Down Sequence (VRC33 Grounded).</li> </ul>

Location	Description of Change
Section 3.7	1, "Input Value of Pins During POR Dependent on VDD33," changed:
	From: 'To avoid accidentally selecting the bypass clock because PLLCFG[0:1] and RSTCFG are not treated as ones (1s) when POR negates, V <sub>DD33</sub> must not lag V <sub>DDSYN</sub> and the RESET pin power (V <sub>DDEH6</sub> ) when powering the device by more than the V <sub>DD33</sub> lag specification in Table 6. V <sub>DD33</sub> individually can lag either V <sub>DDSYN</sub> or the RESET power pin (V <sub>DDEH6</sub> ) by more than the V <sub>DD33</sub> lag specification. V <sub>DD33</sub> can lag one of the V <sub>DDSYN</sub> or V <sub>DDEH6</sub> supplies, but cannot lag both by more than the V <sub>DD33</sub> lag specification. This V <sub>DD33</sub> lag specification only applies during power up. V <sub>DD33</sub> has no lead or lag requirements when powering down.' To:
	When powering the device, $V_{DD33}$ must not lag $V_{DDSYN}$ and the RESET power pin ( $V_{DDEH6}$ ) by more than the $V_{DD33}$ lag specification listed in Table 6. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates. $V_{DD33}$ can lag $V_{DDSYN}$ or the RESET power pin ( $V_{DDEH6}$ ), but cannot lag both by more than the $V_{DD33}$ lag specification. This $V_{DD33}$ lag specification only applies during power up. $V_{DD33}$ has no lead or lag requirements when powering down.
	Added the following text directly before this section and after Table 8 <i>Pin Status for Medium / Slow Pads During the Power-on Sequence</i> : 'The values in Table 7 and Table 8 do not include the effect of the weak pull devices on the output pins during power up.
	Before exiting the internal POR state, the voltage on the pins goes to high-impedance until POR negates. When the internal POR negates, the functional state of the signal during reset applies and the weak pull devices (up or down) are enabled as defined in the device <i>Reference Manual</i> . If $V_{DD}$ is too low to correctly propagate the logic signals, the weak-pull devices can pull the signals to $V_{DDE}$ and $V_{DDEH}$ .
	To avoid this condition, minimize the ramp time of the V <sub>DD</sub> supply to a time period less than the time required to enable the external circuitry connected to the device outputs.'

The following table describes the changes made to information in tables and figures, and is presented in sequential page number order.

### Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0

Location	Description of Changes
Figure 1 MI	PC5500 Family Part Numbers:
	<ul> <li>Removed the 2 in the tape and reel designator in both the graphic and in the Tape and Reel Status text.</li> <li>Changed Qualification Status by adding ', general market flow' to the M designator, and added an 'S' designato with the description of 'Fully spec. qualified, automotive flow.</li> </ul>
Table 1 Oro	lerable Part Numbers:
	<ul> <li>Moved the 'Lead-free' or 'Lead' in the Package Description column to a second line and added 'Pb-free' and 'SnPb' respectively. Changed Lead to Leaded.</li> <li>Footnote 2 changed to read:' The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.'</li> <li>Footnote 3 changed to read: 'Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM): 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.</li> </ul>
Table 2 Ab	solute Maximum Ratings:
	<ul> <li>Deleted Spec 3, "Flash core voltage."</li> <li>Spec 21, Added the name of the spec, 'V<sub>RC33</sub> to V<sub>DDSYN</sub> differential voltage,' as well as the name and cross reference to Table 9, <i>DC Electrical Specifications</i>, to which the Spec was moved.</li> <li>Spec 28 "Maximum Solder Temperature": Added two lines: Lead-free (Pb-free) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively.</li> <li>Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.'</li> <li>Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.'</li> <li>Footnote 6 (now footnote 5): Changed to the following sentence to the end, "Internal structures hold the input voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater thar -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state."</li> </ul>
Table 4 EM	I Testing Specifications: Changed the maximum operating frequency to from 132 to f <sub>MAX</sub> .
	D Characteristics: Added (Electromagnetic Static Discharge) in the section title.
Table 6, VC	R/POR Electrical Specifications:
	<ul> <li>Subscript all symbol names that appear after the first underscore character.</li> <li>Removed 'Tj ' after '150 C' in the last line, second column: Characteristic.</li> <li>Reformatted columns.</li> <li>Added footnote 1 to specs 1, 2, and 3 that reads: On power up, assert RESET before V<sub>POR15</sub>, V<sub>POR33</sub>, and V<sub>POR1</sub> negate (internal POR). RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 <i>DC Electrical Specifications</i>. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.</li> <li>Added to Spec 2: <ul> <li>3.3 V (V<sub>DDSYN</sub>) POR negated (ramp down)</li> <li>Min. 0.0</li> <li>Max 0.30 V</li> <li>3.3 V (V<sub>DDSYN</sub>) POR asserted (ramp up)</li> <li>Min. 0.0</li> <li>Max 0.30 V</li> </ul> </li> <li>Specs 7 and 10: added 'at Tj ' at the end of the first line in the second column: Characteristic.</li> <li>Spec 10: <ul> <li>Changed the minimum values of: -40 C = 40; 25 C = 45; 150 C = 55.</li> <li>Added cross-reference to footnote 6: 'I<sub>VRCCTL</sub> is measured at the following conditions: V<sub>DD</sub> = 1.35 V, V<sub>RC33</sub> = 3.1 V, V<sub>VRCCTL</sub> = 2.2 V.' Changed '(@ V<sub>DD</sub> = 1.35 V, f<sub>sys</sub> = f<sub>MAX</sub>)' to '(@ f<sub>sys</sub> = f<sub>MAX</sub>).</li> </ul> </li> <li>Added a new footnote 7, 'Refer to Table 1 for the maximum operating frequency.'</li> <li>Rewrote old footnote 8 (new footnote 9) to read: Represents the worst-case external transistor BETA. It is measured on a per-part basis and calculated as (I<sub>DD</sub> ÷ I<sub>VRCCTL</sub>).</li> <li>Deleted old footnote 9: 'Preliminary value. Final specification pending characterization.'</li> </ul>

Location		

### **Description of Changes**

Table 7 Power Sequence Pin Status for Fast Pads

- Changed title to Pin Status for Fast Pads During the Power Sequence
- Changed preceding paragraph From:

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies depending on power. Prior to exiting POR, the pads are in a high impedance state (Hi-Z).

To:

There are no power up/down sequencing requirements to prevent issues such as latch-up, excessive current spikes, and so on. Therefore, the state of the I/O pins during power up/down varies depending on which supplies are powered.

Table 8 Power Sequence Pin Status for Medium/Slow Pads:

- Changed title to Pin Status for Medium and Slow Pads During the Power Sequence
- Updated preceding paragraph.

 Table 9 DC Electrical Specifications:

- Spelled the slash '/' as 'and' as well as 'I/O' as 'input/output.' Still very confusing. Deleted 'input/output'.
- Added footnote that reads: V<sub>DDE2</sub> and V<sub>DDE3</sub> are limited to 2.25–3.6 V only if EBTS = 0; V<sub>DDE2</sub> and V<sub>DDE3</sub> have a range of 1.6–3.6 V if EBTS =1.
- Spec 20, column 2, *Characteristics*,' Slow and medium output high voltage (I<sub>OH\_S</sub> = -2.0 mA):' Created a left-justified second line and moved 'I<sub>OH\_S</sub> = -2.0 mA' from the 1st line to the second line and deleted the parentheses. Created a left-justified third line that reads 'I<sub>OH\_S</sub> = -1.0 mA.'
- Spec 20, column 4, Min.: Added a blank line before and after '0.80 × V<sub>DDEH</sub>' and put '0.85 × V<sub>DDEH</sub>' on the last line.
- Spec 22, column 2, 'Slow and medium output low voltage (I<sub>OL\_S</sub> = 2.0 mA):' Created a left-justified second line and moved 'I<sub>OL\_S</sub> = 2.0 mA.' from the 1st line to the second line and deleted the parentheses. Created a left-justified third line that reads 'I<sub>OL\_S</sub> = 1.0 mA.' Column 5, *Max*: Added a blank line before and after '0.20 × V<sub>DDEH</sub>' and put '0.15 × V<sub>DDEH</sub>' on the last line.
- Spec 26: Changed 'AN[12]\_MA[1]\_SDO' to 'AN[13]\_MA[1]\_SDO'.
- Spec 27a: Operating current 1.5 V supplies @ 132 MHz changed to:
  - 1.65 typical = 460
    - 1.35 typical = 360
    - 1.65 high = 510
    - 1.35 high = 410
- Spec 27b, Operating current 1.5 V supplies @ 114 MHz changed to:
  - 1.65 typical = 410
  - 1.35 typical = 310
  - 1.65 high = 460
  - 1.35 high = 370
- Spec 27c, Operating current 1.5 V supplies @ 82 MHz changed to:
  - 1.65 typical = 330
  - 1.35 typical = 225
  - 1.65 high = 385
  - 1.35 high = 290
- Spec 28: Changed 132 MHz to f<sub>MAX</sub> MHz.
- Footnote 3 changed to read: If standby operation is not required, connect V<sub>STBY</sub> to ground.
- Footnote 6 is now: Figure 3 shows an illustration of the IDD\_STBY values interpolated for these temperature values.
- Deleted footnote 9: 'Preliminary. Final specification pending characterization.'
- Deleted duplicate footnote: 'Absolute value of current, measured at V<sub>IL</sub> and V<sub>IH</sub>.

Location	Description of Changes
Table 10 I/O P	ad Average DC Current: Added $(T_A = T_L - T_H)$
Table 11 V <sub>DD3</sub>	Pad Average DC Current: Added $(T_A = T_L - T_H)$
Table 12 FMPI	LL Electrical Characteristics:
	Spec 1, footnote 1 in column 2: <i>'PLL reference frequency range</i> ': Added that reads 'Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within $\pm 5\%$ of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.' Spec 21, column 2: Changed f <sub>ref_crystal</sub> to f <sub>ref</sub> in ICO frequency equation, and added the same equation but substituted f <sub>ref_ext</sub> for f <sub>ref</sub> for the external reference clock, giving: $f_{ico} = [f_{ref_crystal} \times (MFD + 4)] \div (PREDIV + 1)$ f <sub>ico</sub> = [ $f_{ref_ext} \times (MFD + 4)$ ] $\div (PREDIV + 1)$ Spec 21: Changed column 5 from 'f <sub>SYS</sub> ' MHz' to: 'f <sub>MAX</sub> '. Spec 22: Changed column 4, <i>Max Value</i> from f <sub>MAX</sub> to 20, and added footnote 17 to read, 'Maximum value for dual controller (1:1) mode is (f <sub>MAX</sub> $\div$ 2) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).'
Table 13 eQAL	DC Conversion Specifications: Added $(T_A = T_L - T_H)$ to the table title.
Table 14 Flash	n Program and Erase Specifications:
•	Added $(T_A = T_L - T_H)$ to the table title. Specs 9 and 10: Changed typical values for the H7Fa Flash pre-program and erase times: 48 KB: from 435 to 345 64 KB: from 525 to 415 Spec 8, 128KB block pre-program and erase time: Typical column values from 675 to 500. Initial Max column from 1800 to 1250. Max column values from 15,000 to 7,500. Moved footnote 1 from the table title to directly after the 'Typical' in the column 5 header. Footnote 2: Changed from: 'Initial factory condition: $\leq$ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.'To: 'Initial factory condition: $\leq$ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.'
Table 15 Flash	n EEPROM Module Life:
•	Replaced (Full Temperature Range) with $(T_A = T_L - T_H)$ in the table title. Spec 1b, Min. column value changed from 10,000 to 1,000.
Table 16 FLAS	SH BIU Settings vs. Frequency of Operations:
• • • •	<ul> <li>'Added footnote 1 to the end of the table title, The footnote reads: 'Illegal combinations exist. Use entries from the same row in this table.'</li> <li>Moved footnote 2:' For maximum flash performance, set to 0b11' to the 'DPFEN' column header. Deleted the x-refs in the 'DPFEN' column for the rows.</li> <li>Created a x-ref for footnote 2 and inserted in the 'IPFEN' column header.</li> <li>Deleted the x-refs in the 'IPFEN' column for the rows.</li> <li>Moved footnote 3:' For maximum flash performance, set to 0b110' to the 'PFLIM' column header.</li> <li>Deleted the x-refs in the 'IPFEN' column for the rows.</li> <li>Moved footnote 3:' For maximum flash performance, set to 0b110' to the 'PFLIM' column header.</li> <li>Deleted the x-refs in the 'PFLIM' column for the rows.</li> <li>Moved footnote 4:' For maximum flash performance, set to 0b1' to the 'BFEN' column header.</li> <li>Deleted the x-refs in the 'BFEN' column for the rows.</li> <li>Changed footnotes 1, 5, and 6 to become footnotes 5, 6, and 7 <ul> <li>footnote 5</li> <li>82 MHz parts allow for 80 MHz system clock + 2% frequency modulation (FM).</li> <li>footnote 6</li> <li>102 MHz parts allow for 100 MHz system clock + 2% FM.</li> </ul> </li> </ul>

### Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0 (continued)

Location		

#### **Description of Changes**

Table 17 Pad AC Specifications and Table 18 Derated Pad AC Specifications: The changes are identical in the tables.

• Table 17 Pad AC Specifications ONLY: Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'

- Footnote 1, deleted 'F<sub>SYS</sub> = 132 MHz.'
- Footnote 2, changed from 'tested' to '(not tested).'
- Footnote 3, changed from 'Out delay' to 'The output delay',
- Changed from 'Add a maximum of one system clock to the output delay to get the output delay with respect to the system clock' to 'To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.'
- Footnote 4: changed 'Delay' to 'The output delay.'
- Footnote 5: deleted 'before qualification.' Changed from 'This parameter is supplied for reference and is not guaranteed by design and not tested' to 'This parameter is supplied for reference and is guaranteed by design and tested.'
- Changed from 'This parameter is supplied for reference and is not guaranteed by design and not tested' to 'This parameter is supplied for reference and is guaranteed by design and tested.'

Table 19 Reset and Configuration Pin Timing: Footnote 1, deleted 'F<sub>SYS</sub> = 132 MHz.'

Table 20 JTAG Pin AC Electrical Characteristics:

Footnote 1, deleted: ' and CL = 30 pF with DSC = 0b10, SRC = 0b11,' changed 'functional' to 'Nexus.'

Table 21 Nexus Debug Port Timing.

Changed Spec 12, TCK Low to TDO Data Valid: Changed 'VDDE = 3.0 to 3.6 volts' maximum value in column 4 from 9 to 10. Now reads ' $V_{DDE}$  = 3.0–3.6 V' with a max value of 10.

### Table 22 Bus Operation Timing:

 External Bus Frequency in the table heading: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM;

114 MHz parts allow for 112 MHz system clock + 2% FM, and 132 MHz parts allow for 128 MHz system clock + 2% FM.

- Spec 1: Changed the values in Min. columns: 40 MHz from 25 to 24.4; 56 MHz from 17.9 to 17.5
- Specs 7 and 8: Removed from external bus interface: BDIP, OE, WE/BE[0:1]; removed from the calibration bus interface CAL\_CS[0, 2:3], CAL\_WE/BE[0:1].
- Deleted duplicate footnote: The EBTS = 0 timings are tested and valid at V<sub>DDE</sub> = 2.25–3.6 V only, whereas EBTS = 1 timings are tested and valid at V<sub>DDE</sub> = 1.6–3.6 V.
- Added a footnote each for the DATA[0:31], TEA, and WE/BE[0:3] signals in the table: Due to pin limitations, the DATA[16:31], TEA, and WE/BE[2:3] signals are not available on the 324 package.

Table 23 External Interrupt Timing:

- Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'
- Footnote 1: Deleted 'F<sub>SYS</sub> = 132 MHz.', 'V<sub>DD</sub> = 1.35–1.65 V', 'V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0–3.6 V.' and ' and CL = 200 pF with SRC = 0b11.'
- Deleted second figure after table 'External Interrupt Setup Timing.'

Table 24 eTPU Timing

- Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'
- Footnote 1: Deleted 'F\_{SYS} = 132 MHz.', 'V\_{DD} = 1.35–1.65 V', 'V\_{DD33} and V\_{DDSYN} = 3.0–3.6' and ' and CL = 200 pF with SRC = 0b11.'
- Deleted second figure, 'eTPU Input/Output Timing' after this table.
- Added Footnote 2: 'This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).'

### Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0 (continued)

### **Description of Changes**

Table 25 eMIOS Timing:

Location

- Deleted (MTS) from the heading, table, and footnotes.
- Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'
- Footnote 1: Deleted 'F\_{SYS} = 132 MHz', 'V\_{DD} = 1.35–1.65 V', 'V\_{DD33} and V\_{DDSYN} = 3.0–3.6 V' and ' and CL = 200 pF with SRC = 0b11.'
- Added Footnote 2: 'This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).'

### Figure 17 Added eMIOS Timing figure.

### Table 26 DSPI Timing:

- Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'
- Table Title: Added footnote that reads: Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM, and 132 MHz parts allow for 128 MHz system clock + 2% FM.
- Spec 1: SCK cycle time; Changed 80 MHz = 24.4, and 112 MHz = 17.5.
- Footnote 1: Changed to read: 'All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate.' Deleted ' $V_{DD}$  = 1.35–1.65 V' and ' $V_{DD33}$  and  $V_{DDSYN}$  = 3.0–3.6 V.

Table 27 EQADC SSI Timing Characteristics:

- Footnote 1, changed 'V<sub>DDEH</sub> = 4.5–5.5;' to 'V<sub>DDEH</sub> = 4.5–5.25;'
- Deleted from table title '(Pads at 3.3 V or 5.0 V)'
- Deleted 1st line in table 'CLOAD = 25 pF on all outputs. Pad drive strength set to maximum.'
- Spec 1: FCK frequency -- removed.
- Combined footnotes 1 and 2, and moved the new footnote to Spec 2. Moved old footnote 3 that is now footnote 2 to Spec 2.
- Footnote 1, deleted 'V<sub>DD</sub> = 1.35–1.65 V' and 'V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0–3.6V.'
  - Changed 'CL = 50 pF' to 'CL = 25 pF.'
- Footnote 2: added 'cycle' after 'duty' to read: FCK duty cycle is not 50% when . . . .
- Section 3.14, "Fast Ethernet AC Timing Specifications" : Figure 28, Figure 29, Figure 30, and Figure 31.

Removed the 'M' in the diagram labels that refer to the specification numbers.

Figure 32 MPC5553 208 Package: Deleted the version number and date.

Figure 33 MPC5553 324 Package: Deleted the version number and date.

Figure 34 and Figure 35 MPC5553 416 Package: Deleted the version number and date.

### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5553 Rev. 3.0 3 Jun 2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

